CN1178563C - Making process of printed circuit board with solid copper pins for interconnection - Google Patents
Making process of printed circuit board with solid copper pins for interconnection Download PDFInfo
- Publication number
- CN1178563C CN1178563C CNB011308621A CN01130862A CN1178563C CN 1178563 C CN1178563 C CN 1178563C CN B011308621 A CNB011308621 A CN B011308621A CN 01130862 A CN01130862 A CN 01130862A CN 1178563 C CN1178563 C CN 1178563C
- Authority
- CN
- China
- Prior art keywords
- interconnection
- layer
- wiring layer
- solid copper
- printed circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Landscapes
- Production Of Multi-Layered Print Wiring Board (AREA)
Abstract
The present invention discloses a making process of a printed circuit board with a solid copper pin for interconnection. The process comprises the steps: a first layer of copper foil wiring layer is arranged on a base board or an insulation layer, a layer of conductive layer is laid on the copper foil wiring layer, a layer of dry film as a resisting agent for anti-electroplating is laid on a non interconnection position of the copper foil wiring layer, and the interconnection position where interconnection conduction is needed to be established is exposed; afterwards, a conductive layer on the interconnection position is removed by a micro etching mode so as to cause the interconnection position of a wiring layer to be pure copper foil, and a solid copper pin with the required height is electroplated on the interconnection position of the pure copper foil; the dry film is removed after the solid copper pin is formed, and a pure copper solid copper pin is formed on the interconnection position; finally, the other layer of the wiring layer is made on the solid copper pin, and two layers of wiring layers are conducted by the solid copper pin. A multilayer type printed circuit board with more than two layers of wiring layers can be made by the process.
Description
Technical field
The present invention relates to a kind of manufacture method of utilizing the printed circuit board (PCB) of solid copper pin interconnection (cylindrical copper interconnect) conducting, more particularly, relate between a kind of wiring layer more than two-layer or two-layer the manufacture method that solid copper pin interconnects and reaches the printed circuit board (PCB) that conducts is set.
Background technology
The design of various electronic products in recent years day by day is tending towards approaching, light, short and small, cause various electronic components or in order to the printed circuit board (PCB) (PCB of electronic component to be installed, Printed Circuit Board) also miniaturization relatively and lightweight, so the densification of printed circuit board (PCB) requires also to improve day by day.And want to reach the printed circuit board (PCB) of densification, and can utilize the method that in wiring layer, improves distribution density, also can utilize the method that wiring layer is stacked into multilayer and forms the multiple field printed circuit board (PCB).
The method of making the multiple field printed circuit board (PCB) is big to being divided into two kinds of laminated type and lamination types, wherein laminated type is after forming wiring layer respectively on most substrates, interior interlayer in every two-layer substrate sandwiches heat insulating lamina (resin adds the film that glass fibre forms), at last the multilager base plate heating is pressed into multilayer board; Lamination type is to form heat insulating lamina being provided with on the base material of wiring layer, and then forms another wiring layer on heat insulating lamina, is concatenated to form heat insulating lamina and wiring layer so in regular turn, and then is stacked into multilayer board.
The specific contact of part between each wiring layer interconnects but the line design in the multiple field printed circuit board (PCB) must make up and down, and also existing at present multiple different manufacture method reaches the purpose of mutual conduction, form medium holes as the mode of utilizing laser or machine drilling in the mill at the interconnection position, utilize traditional method on medium holes, to form the electrodeposited coating that can conduct again; Lamination type is that printed substrate is solid copper pin to be set at the interconnection position of wiring layer directly be communicated with contact on another wiring layer.Wherein, the mode of utilizing solid copper pin interconnection (cylindrical copper interconnect) conduction mode to establish the electrodeposited coating interconnection than in medium holes is controlled easily, and conduct the efficient height, therefore, the interconnection mode of printed circuit board (PCB) solid copper pin commonly used.At present, the production method of existing multiple solid copper pins for interconnection, comprise: Japan on November 8th, 1994 disclosed spy open " manufacturing of printed circuit board (PCB) " of flat 6-314878 number (application number is 05-127902) (MANUFACTURE OF PRINTEDWIRING BOARD), the Taiwan patent announcement number is " Printed circuit board and manufacturing methods with solid interconnect " of 407447 (application number is 88101991), the Taiwan patent announcement number is the patent of invention of " manufacture method of multi-layered wiring board " of 411748 (application number is 87120091), but the solid copper pin that above-mentioned patent disclosed (cylindrical copper interconnect) all has the non-fine copper metal of one deck at least, as notification number is 407447, in the patent of invention of " Printed circuit board and manufacturing methods " with solid interconnect, it has one deck etching blocking layer (for the tin lead metal) on solid copper pin, day, spy of the present disclosure opened flat 6-314878 number, " manufacturing of printed circuit board (PCB) " and notification number are 411748, in the patent of invention of " manufacture of multi-layered wiring board ", its solid copper pin all has the conductive layer (as nickel gold Ni-Au alloy) of the non-fine copper of one deck; In addition, notification number is that 411748 patent of invention is directly to etch required solid copper pin the equal thickness metallic object copper electroplating layer of solid copper pin uniform thickness (promptly with) from whole, can cross to lose for a long time because of etching period like this and hinder solid copper pin, make that the footpath of solid copper pin is roomy differs for a short time, therefore, solid copper pin in the above-mentioned conventional process can make resistance change and can't reach uniformity, thereby influences the conducting quality of solid copper pin, and then also can influence the quality of printed circuit board (PCB).
Summary of the invention
For this reason, utilizing the manufacture method of the printed circuit board (PCB) of solid copper pins for interconnection among the present invention mainly is in order to solve the problem that manufacture method in the foregoing invention patent can't reach the fine copper solid copper pin.
The printed circuit board (PCB) that utilizes solid copper pins for interconnection among the present invention is according to poly-making of following step:
(1) one deck Copper Foil wiring layer is set on substrate or insulating barrier;
(2) on this Copper Foil wiring layer, lay one deck conductive layer;
(3) lay the dry film of one deck at the non-interconnection position of this Copper Foil wiring layer, and expose the interconnection position that to set up interconnection as anti-plate resistance agent;
(4) remove the conductive layer of interconnection on the position with the microetch mode, and the interconnection position on wiring layer forms pure Copper Foil;
(5) become solid copper pin of plating on the interconnection position of pure Copper Foil, and reaching required height;
(6) remove dry film, on the interconnection position, form the solid copper pin of a fine copper;
(7) on solid copper pin, make another layer wiring layer, utilize solid copper pin to make two-layer wiring layer realize conducting.
Utilize the solid copper pin that manufacture method makes between the printed circuit board (PCB) among the present invention to be the fine copper material, and its in manufacturing process, can not lose and the footpath of moulding copper post wide, thereby can avoid the shortcoming in traditional solid copper pin manufacturing process, and then can improve the performance that conducts of printed circuit board (PCB) effectively.
Description of drawings
Fig. 1 is the poly-program diagram of manufacture method step that utilizes the printed circuit board (PCB) of solid copper pins for interconnection among the present invention.
Embodiment
As shown in Figure 1, utilize the manufacture method step of the printed circuit board (PCB) of solid copper pins for interconnection to gather as follows among the present invention: the first step poly-(A) is with traditional method one deck Copper Foil wiring layer 2 to be set earlier on substrate 1 or insulating barrier; Second step poly-(B) is laid one deck conductive layer 3 on Copper Foil wiring layer 2; The 3rd step poly-(C) is that one deck dry film 4 is laid at non-interconnection position on this Copper Foil wiring layer 2, and this dry film 4 hinders agent as anti-plate, and exposes the interconnection position 5 that need set up interconnection; The 4th step poly-(D) is to utilize the microetch mode to remove conductive layer 3 on the interconnection position 5, makes the interconnection position 5 on the Copper Foil wiring layer 2 become pure Copper Foil; The 5th step poly-(E) is to become solid copper pin 6 of plating on the interconnection position 5 of pure Copper Foil, and reaches required height; The 6th step poly-(F) is after removing dry film 4 and form a fine copper solid copper pin 6 on interconnection position 5, utilize known lamination manufacture method to make second layer wiring layer again, make second layer wiring layer form electrically conducting, thereby utilize this manufacture method can make the multilayer board of two-layer or two-layer above wiring layer by solid copper pin 6 and ground floor wiring layer 2.
Claims (1)
1. a manufacture method of utilizing the printed circuit board (PCB) of solid copper pins for interconnection is characterized in that, may further comprise the steps:
(1) one deck Copper Foil wiring layer is set on substrate or insulating barrier;
(2) on this Copper Foil wiring layer, lay one deck conductive layer;
(3) lay the dry film of one deck at the non-interconnection position of this Copper Foil wiring layer, and expose the interconnection position that to set up interconnection as anti-plate resistance agent;
(4) remove the conductive layer of interconnection on the position with the microetch mode, make the interconnection position on the wiring layer become pure Copper Foil;
(5) electroplate solid copper pin becoming on the interconnection position of pure Copper Foil, and reach required height;
(6) remove dry film, on the interconnection position, form the solid copper pin of a fine copper;
(7) on solid copper pin, make another layer wiring layer, two-layer wiring layer is conducted by means of solid copper pin.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CNB011308621A CN1178563C (en) | 2001-08-28 | 2001-08-28 | Making process of printed circuit board with solid copper pins for interconnection |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CNB011308621A CN1178563C (en) | 2001-08-28 | 2001-08-28 | Making process of printed circuit board with solid copper pins for interconnection |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1404353A CN1404353A (en) | 2003-03-19 |
CN1178563C true CN1178563C (en) | 2004-12-01 |
Family
ID=4670200
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB011308621A Expired - Fee Related CN1178563C (en) | 2001-08-28 | 2001-08-28 | Making process of printed circuit board with solid copper pins for interconnection |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN1178563C (en) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20060008021A (en) | 2004-07-23 | 2006-01-26 | 삼성전자주식회사 | A printed circuit board and a flat display device using the same |
JP4702904B2 (en) | 2007-02-06 | 2011-06-15 | イビデン株式会社 | Printed wiring board and method for manufacturing the printed wiring board |
CN101631434B (en) * | 2009-07-24 | 2011-04-13 | 瀚宇博德科技(江阴)有限公司 | Method of interlamination conduction of printed circuit boards |
CN104754868A (en) * | 2013-12-30 | 2015-07-01 | 深南电路有限公司 | Circuit board and implementation method for interlayer interconnection structure thereof and processing method for circuit board |
CN105830542B (en) * | 2014-11-27 | 2018-07-06 | 江门崇达电路技术有限公司 | The production method of ladder copper post in a kind of PCB |
CN106211641A (en) * | 2016-09-18 | 2016-12-07 | 四会富士电子科技有限公司 | A kind of high reliability laminated plates |
CN112040677A (en) * | 2020-11-09 | 2020-12-04 | 广东科翔电子科技股份有限公司 | Novel circuit board lamination method |
-
2001
- 2001-08-28 CN CNB011308621A patent/CN1178563C/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
CN1404353A (en) | 2003-03-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3014310B2 (en) | Structure and manufacturing method of laminated wiring board | |
US5329695A (en) | Method of manufacturing a multilayer circuit board | |
US5309629A (en) | Method of manufacturing a multilayer circuit board | |
JP3048905B2 (en) | Laminated wiring board structure and method of manufacturing the same | |
US5401913A (en) | Electrical interconnections between adjacent circuit board layers of a multi-layer circuit board | |
CN1178563C (en) | Making process of printed circuit board with solid copper pins for interconnection | |
CN101420821A (en) | Printed circuit board and manufacturing method thereof | |
CN103781292B (en) | Circuit board and preparation method thereof | |
EP0713358A2 (en) | Circuit board | |
CN109757037A (en) | High density circuit board and preparation method thereof | |
JP4776562B2 (en) | Method for manufacturing printed wiring board | |
CN1832658A (en) | Flexible printed circuit board of double-layer metal and manufacturing method thereof | |
US5763060A (en) | Printed wiring board | |
TWI808706B (en) | Manufacturing method of circuit board structure and circuit board structure manufactured thereof | |
TW592007B (en) | Build-up circuit board with conductive barrier structure and method for fabricating the same | |
US11122674B1 (en) | PCB with coin and dielectric layer | |
US11234331B2 (en) | Multilayer printed circuit board and method for manufacturing the same | |
US20030064325A1 (en) | Method of manufacturing printed circuit board having wiring layers electrically connected via solid cylindrical copper interconnecting bodies | |
JP2018011013A (en) | Printed circuit board manufacturing method by semi-additive processes | |
JP2023167062A (en) | Printed wiring board and manufacturing method thereof | |
CN111447753A (en) | Circuit board and manufacturing method thereof | |
TWI330059B (en) | Circuit board structure and fabrication method thereof | |
TWI247363B (en) | A substrate structure having solid micro vias and manufacture method thereof | |
JPH06152127A (en) | Manufacture of film multilayer wiring board and module and computer that use it | |
CN2554893Y (en) | High integrated level stack material |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20041201 Termination date: 20180828 |
|
CF01 | Termination of patent right due to non-payment of annual fee |