CN117525143A - Logic transistor and memory - Google Patents
Logic transistor and memory Download PDFInfo
- Publication number
- CN117525143A CN117525143A CN202311389773.9A CN202311389773A CN117525143A CN 117525143 A CN117525143 A CN 117525143A CN 202311389773 A CN202311389773 A CN 202311389773A CN 117525143 A CN117525143 A CN 117525143A
- Authority
- CN
- China
- Prior art keywords
- gate
- logic
- logic transistor
- trench
- electrode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000004065 semiconductor Substances 0.000 claims abstract description 93
- 239000004020 conductor Substances 0.000 claims abstract description 64
- 239000000758 substrate Substances 0.000 claims abstract description 27
- 230000009977 dual effect Effects 0.000 claims description 14
- 238000000034 method Methods 0.000 claims description 13
- 239000002184 metal Substances 0.000 claims description 12
- 230000006870 function Effects 0.000 claims description 6
- 238000001338 self-assembly Methods 0.000 claims description 6
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 4
- 229920005591 polysilicon Polymers 0.000 claims description 4
- 229910045601 alloy Inorganic materials 0.000 claims description 3
- 239000000956 alloy Substances 0.000 claims description 3
- 238000000151 deposition Methods 0.000 claims description 3
- 230000008021 deposition Effects 0.000 claims description 3
- 238000004049 embossing Methods 0.000 claims description 3
- 238000000407 epitaxy Methods 0.000 claims description 3
- 238000001704 evaporation Methods 0.000 claims description 3
- 230000008020 evaporation Effects 0.000 claims description 3
- 150000004767 nitrides Chemical class 0.000 claims description 3
- 238000007639 printing Methods 0.000 claims description 3
- 238000005096 rolling process Methods 0.000 claims description 3
- 229910021332 silicide Inorganic materials 0.000 claims description 3
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 claims description 3
- 229910052710 silicon Inorganic materials 0.000 claims description 3
- 239000010703 silicon Substances 0.000 claims description 3
- 238000004528 spin coating Methods 0.000 claims description 3
- 239000010410 layer Substances 0.000 description 76
- 238000010586 diagram Methods 0.000 description 17
- 239000012212 insulator Substances 0.000 description 7
- 238000003860 storage Methods 0.000 description 7
- 238000004519 manufacturing process Methods 0.000 description 6
- 239000000463 material Substances 0.000 description 6
- 238000005259 measurement Methods 0.000 description 6
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 230000000149 penetrating effect Effects 0.000 description 2
- 238000002360 preparation method Methods 0.000 description 2
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- 230000003321 amplification Effects 0.000 description 1
- 229910002056 binary alloy Inorganic materials 0.000 description 1
- 239000008358 core component Substances 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 239000011229 interlayer Substances 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- 238000003199 nucleic acid amplification method Methods 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7827—Vertical transistors
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/107—Substrate region of field-effect devices
- H01L29/1075—Substrate region of field-effect devices of field-effect transistors
- H01L29/1079—Substrate region of field-effect devices of field-effect transistors with insulated gate
- H01L29/1083—Substrate region of field-effect devices of field-effect transistors with insulated gate with an inactive supplementary region, e.g. for preventing punch-through, improving capacity effect or leakage current
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42356—Disposition, e.g. buried gate electrode
- H01L29/4236—Disposition, e.g. buried gate electrode within a trench, e.g. trench gate electrode, groove gate electrode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42372—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out
- H01L29/4238—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out characterised by the surface lay-out
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Abstract
The present disclosure provides a logic transistor, i.e., a memory, wherein the logic transistor includes: a semiconductor substrate; a semiconductor layer on the semiconductor substrate; at least one first trench partially within the semiconductor layer, and at least one second trench extending into the semiconductor layer; a gate stack located within the first trench; the gate stack comprises a gate dielectric layer covering the bottom and the side walls of the first trench and a gate conductor wrapped by the gate dielectric layer; a channel control electrode located inside the second trench and in contact with the semiconductor layer to extract local electrical properties of the channel as an output electrode; the part of the semiconductor layer between the first groove and the second groove is formed into a channel region of the logic transistor, the gate conductor is an input end of the logic transistor, and the channel control electrode is an output end of the logic transistor.
Description
Technical Field
The present disclosure relates to the field of semiconductor technologies, and in particular, to a logic transistor and a memory.
Background
Transistors, which are solid state semiconductor devices, can be used for detection, rectification, amplification, switching, voltage regulation, signal modulation, and many other functions. The transistor is used as a variable switch, and the current flowing out is controlled based on the input voltage, so the transistor can be used as a switch of the current, and the difference between the transistor and a common mechanical switch is that the transistor is controlled by an electric signal, the switching speed can be very fast, and the switching speed in a laboratory can reach more than 100 GHz.
Transistors are a core component in logic circuits. The logic circuit is a circuit for transmitting and processing discrete signals, takes binary system as a principle and realizes logic operation and operation of digital signals, and is mainly divided into a combination logic circuit and a sequential logic circuit and consists of a most basic AND gate circuit, an OR gate circuit and an NOT gate circuit.
In order to realize different logic gate operations, the logic circuits in the traditional sense need to use different types, kinds and numbers of transistors, so that high requirements are put on the process of manufacturing the logic circuits in a large area, including different masks, different processes, different materials and different designs, so that the manufacturing process is complex, and the yield of the logic circuits is difficult to ensure.
Disclosure of Invention
The present disclosure provides a logic transistor and a memory to at least solve the above technical problems in the prior art.
According to a first aspect of the present disclosure, there is provided a logic transistor comprising:
a semiconductor substrate;
a semiconductor layer on the semiconductor substrate;
at least one first trench partially within the semiconductor layer, and at least one second trench extending into the semiconductor layer;
a gate stack located within the first trench; the gate stack comprises a gate dielectric layer covering the bottom and the side walls of the first trench and a gate conductor wrapped by the gate dielectric layer;
a channel control electrode located inside the second trench and in contact with the semiconductor layer to extract local electrical properties of the channel as an output electrode; wherein,
the portion of the semiconductor layer between the first trench and the second trench is formed as a channel region of the logic transistor, the gate conductor is an input terminal of the logic transistor, and the channel control electrode is an output terminal of the logic transistor.
In one embodiment, the logic transistor further includes:
a conductor region in the semiconductor layer; wherein,
the semiconductor substrate and the conductor region are formed as a source region and a drain region of the logic transistor, respectively.
In one embodiment, the logic transistor further includes:
a first insulating layer covering the channel control electrode and located at an upper portion of the second trench; wherein,
the top surface of the channel control electrode is lower than the bottom surface of the drain region, and the first insulating layer isolates the channel control electrode from the drain region.
In one embodiment, the logic transistor further includes:
a second insulating layer on the conductor region;
a drain electrode, a gate electrode, and a control gate electrode on the second insulating layer, and a source electrode on a surface of the semiconductor substrate remote from the semiconductor layer; wherein,
the drain electrode is electrically connected with the drain region, the gate electrode is electrically connected with the gate conductor, the control gate electrode is electrically connected with the channel control electrode, and the source electrode is electrically connected with the source region.
In one embodiment, the gate conductor is an input terminal of the logic transistor, the channel control electrode is an output terminal of the logic transistor, and the method includes:
the gate connected to the gate conductor is an input electrode of the logic transistor, and the control gate connected to the channel control electrode is an output electrode of the logic transistor.
In an embodiment, the channel control electrode is located inside the second trench, and includes: the channel control electrode is located at a lower portion of the second trench.
In one embodiment, the gate stack includes one gate stack, and the logic transistor is operated as a not gate structure according to a result of performing a logic operation on a signal of an input terminal of the one gate stack.
In one embodiment, the gate stack includes a plurality of gate stacks, and the logic transistor is selectively operated as any one of an and gate structure, an or gate structure, a nand gate structure, and a nor gate structure according to a result of performing a logic operation on signals of input ends of the plurality of gate stacks.
In an embodiment, the logic transistor is selectively operated as any one of a dual input logic gate, a multiple input logic gate, a dual output logic gate, and a multiple output logic gate structure, including: and enabling the logic transistor to realize any one of NOR, NAND, OR, AND, OR and XOR logic functions.
In an embodiment, the at least one portion is located in a first trench in the semiconductor layer, including:
the first trench extends through the semiconductor layer and into the semiconductor substrate, or,
the first trench extends into the semiconductor layer.
In an embodiment, the channel control electrode comprises a channel control electrode at least partially surrounding the gate stack to obtain a predetermined junction area.
In an embodiment, the channel control electrode includes a plurality of channel control electrodes spaced around the gate stack and respectively contacting the semiconductor layer to form a plurality of junction capacitances.
In an embodiment, the at least one channel control electrode is comprised of any stack selected from a conductor, a semiconductor, or a conductor and a semiconductor.
In an embodiment, the conductor comprises at least one selected from the group consisting of metal, alloy, ITO, doped silicon, doped polysilicon, metal nitride, and metal silicide.
In an embodiment, the channel control electrode is formed by doping, deposition, epitaxy, self-assembly, spin-coating, self-assembly, roll-to-Roll, hydrothermal, embossing, rolling, printing, or evaporation.
According to a second aspect of the present disclosure, there is provided a memory comprising a logic transistor as in any of the above embodiments.
According to the logic transistor and the memory, the gate conductor is used as the input end, the channel control electrode is used as the output end, the carrier density of the channel region is changed by changing the voltage of the input end, so that the output state of the output end is changed, and various logic outputs are realized through one transistor, namely, the same transistor is enabled to realize the functions of a plurality of logic circuits, such as an AND gate, an OR gate, a NAND gate, a NOR gate and the like, the number of transistors in the logic circuit can be reduced, the preparation method of the logic circuit is simple, and the device area is reduced. And the logic transistor provided by the embodiment of the disclosure is a vertical structure transistor, and the source region and the drain region of the logic transistor are respectively positioned on the opposite surfaces of the semiconductor layer, so that the total chip area of the source region and the drain region can be reduced, the limit of the gate length can be reduced, the wiring is more flexible, and the total wiring area of the source electrode and the drain electrode can be reduced. Therefore, the cell size of the logic transistor can be reduced for each memory cell, thereby improving the storage density of the memory.
It should be understood that the description in this section is not intended to identify key or critical features of the embodiments of the disclosure, nor is it intended to be used to limit the scope of the disclosure. Other features of the present disclosure will become apparent from the following specification.
Drawings
The above, as well as additional purposes, features, and advantages of exemplary embodiments of the present disclosure will become readily apparent from the following detailed description when read in conjunction with the accompanying drawings. Several embodiments of the present disclosure are illustrated by way of example, and not by way of limitation, in the figures of the accompanying drawings, in which:
in the drawings, the same or corresponding reference numerals indicate the same or corresponding parts.
Fig. 1 is a schematic structural diagram of a logic transistor according to an embodiment of the disclosure;
fig. 2a is a schematic diagram of a logic transistor according to another embodiment of the disclosure;
fig. 2b is a schematic diagram of a logic transistor according to another embodiment of the disclosure;
fig. 2c is a schematic diagram III of a logic transistor according to another embodiment of the present disclosure;
FIG. 3 is a circuit diagram of a prior art NOT circuit structure;
FIG. 4 is a circuit diagram of a single input gate structure provided by an embodiment of the present disclosure;
FIG. 5 is a diagram of exemplary logic characteristics of a single transistor NOT device structure;
fig. 6 is a schematic diagram of a logic transistor according to another embodiment of the disclosure;
FIG. 7 is a circuit diagram of a dual input gate structure provided by an embodiment of the present disclosure;
fig. 8 is a schematic diagram of a logic transistor according to another embodiment of the disclosure;
fig. 9 is a schematic diagram sixth of a logic transistor according to another embodiment of the disclosure;
fig. 10 is a schematic diagram of a logic transistor according to another embodiment of the disclosure.
Detailed Description
In order to make the objects, features and advantages of the present disclosure more comprehensible, the technical solutions in the embodiments of the present disclosure will be clearly described in conjunction with the accompanying drawings in the embodiments of the present disclosure, and it is apparent that the described embodiments are only some embodiments of the present disclosure, but not all embodiments. Based on the embodiments in this disclosure, all other embodiments that a person skilled in the art would obtain without making any inventive effort are within the scope of protection of this disclosure.
The embodiment of the disclosure provides a logic transistor, and fig. 1 is a schematic structural diagram of the logic transistor provided by the embodiment of the disclosure.
As shown in fig. 1, the logic transistor includes:
a semiconductor substrate 101; a semiconductor layer 102 on the semiconductor substrate 101; at least one first trench 151 partially within the semiconductor layer 102, and at least one second trench 152 extending into the semiconductor layer 102; a gate stack located within the first trench 151; the gate stack includes a gate dielectric layer 104 covering the bottom and sidewalls of the first trench 151 and a gate conductor 105 surrounded by the gate dielectric layer 104; a channel control electrode 106 located inside the second trench 152 and in contact with the semiconductor layer 102 to extract the local electrical properties of the channel as an output electrode; wherein a portion of the semiconductor layer 102 between the first trench 151 and the second trench 152 is formed as a channel region of the logic transistor, the gate conductor 105 is an input terminal of the logic transistor, and the channel control electrode 106 is an output terminal of the logic transistor.
In an embodiment, the at least one first trench 151 partially located in the semiconductor layer 102 includes: the first trench 151 penetrates the semiconductor layer 102 and extends into the semiconductor substrate 101, or the first trench 151 extends into the semiconductor layer 102.
Specifically, in some embodiments, as shown in fig. 1, the first trench 151 penetrates the semiconductor layer 102 and extends into the semiconductor substrate 101.
In other embodiments, as shown in fig. 2a, the first trench 151 extends into the semiconductor layer 102 and does not penetrate through the semiconductor layer 102. Although the first trench does not penetrate the semiconductor layer, the gate stack formed in the first trench may control the entire channel.
In an embodiment, the logic transistor further comprises: a conductor region 103 located in the semiconductor layer 102; wherein the semiconductor substrate 101 and the conductor region 103 are formed as a source region and a drain region of the logic transistor, respectively.
In this embodiment, a logic transistor will be described in detail by taking an N-channel transistor as an example. The semiconductor substrate 101 is, for example, an N-type doped single crystal silicon substrate, and can be used as a source region of a logic transistor, and the conductor region 103 is, for example, an N-type doped region, and can be used as a drain region of the logic transistor 100. The semiconductor layer 102 is, for example, a P-type doped epitaxial layer. However, the present disclosure is not limited thereto, and the logic transistor may be any one of an N-channel transistor and a P-channel transistor, and layers and conductor regions in the logic transistor have respective doping types according to channel types.
In one embodiment, a gate stack comprised of gate dielectric layer 104 and gate conductor 105 is formed in first trench 151. A gate dielectric layer 104 is located on the bottom and sidewalls of the first trench 151 and a gate conductor 105 is located within the first trench 151, the gate dielectric layer 104 separating the gate conductor 105 from the semiconductor substrate 101, the semiconductor layer 102 and the conductor region 103. In the on state of the logic transistor, a channel region extending substantially vertically from one surface to the other surface of the semiconductor layer 102 is formed in the semiconductor layer 102 along the sidewall of the first trench 151 by a voltage applied to the gate conductor 105.
In a specific embodiment, the gate stack fills the first trench.
In the present embodiment, the gate dielectric layer 104 of the logic transistor is composed of, for example, silicon oxide, and the gate conductor 105 is composed of, for example, doped polysilicon, however, the present disclosure is not limited thereto, and the gate dielectric layer and the gate conductor may be composed of materials well known to those skilled in the art.
In one embodiment, the channel control electrode 106 is located inside the second trench 152, and includes: the channel control electrode 106 is located at a lower portion of the second trench 152.
In other embodiments, the channel control electrode 106 may also be located in the middle of the second trench 152.
In a specific embodiment, the channel control electrode fills the second trench.
In an embodiment, the logic transistor further comprises: a first insulating layer 107 covering the channel control electrode 106 and located on the upper portion of the second trench 152; wherein the top surface of the channel control electrode 106 is lower than the bottom surface of the drain region (conductor region) 103, and the first insulating layer 107 isolates the channel control electrode 106 from the drain region 103.
A channel control electrode 106 and a first insulating layer 107 are formed at the lower and upper portions of the second trench 152, respectively, the top surface of the channel control electrode 106 being lower than the bottom surface of the conductor region 103, the first insulating layer 107 isolating the two from each other. In a logic transistor, the channel control electrode 106 is in direct contact with the semiconductor layer 102 to extract the local electrical properties (e.g., voltage) of the channel as an electrode of the output.
The channel control electrode 106 is composed of a conductive material, for example, a metal, and the semiconductor layer 102 is composed of a P-type semiconductor, and a junction capacitance is formed between the channel control electrode 106 and the semiconductor layer 102.
In an embodiment, the at least one channel control electrode 106 is comprised of any stack selected from a conductor, a semiconductor, or a conductor and a semiconductor. Preferably, the conductor comprises at least one selected from the group consisting of metal, alloy, ITO, doped silicon, doped polysilicon, metal nitride, and metal silicide. Preferably, the metal comprises at least one selected from Pt, pd, au, ni, ag, cu, al, mo, in, ti. For example, the channel control electrode 106 is composed of Pt. The material of the first insulating layer 107 includes an insulating material.
In some embodiments, the channel control electrode 106 comprises one channel control electrode that at least partially surrounds the gate stack to achieve a predetermined junction area.
In other embodiments, the channel control electrode 106 includes a plurality of channel control electrodes spaced around the gate stack and in contact with the semiconductor layer 102, respectively, to form a plurality of junction capacitances.
In an embodiment, the channel control electrode 106 is formed by doping, deposition, epitaxy, self-assembly, spin-coating, self-assembly, roll-to-Roll, hydrothermal, embossing, rolling, printing, or evaporation.
In an embodiment, the logic transistor further comprises: a second insulating layer 110 on the conductor region 103; a drain electrode 121, a gate electrode 123, and a control gate electrode 124 on the second insulating layer 110, and a source electrode 122 on a surface of the semiconductor substrate 101 remote from the semiconductor layer 102; wherein the drain 121 is electrically connected to the drain 103, the gate 123 is electrically connected to the gate conductor 105, the control gate 124 is electrically connected to the channel control electrode 106, and the source 122 is electrically connected to the source region 101.
The second insulating layer 110 covers the surface of the conductor region 103 as an interlayer dielectric layer. The drain electrode 121 is connected to the conductor region (i.e., drain region) 103 via a first conductive via (conductive via) 111 penetrating the second insulating layer 110. The gate 123 is connected to the gate conductor 105 via a second conductive via 113 through the second insulating layer 110. The control gate 124 is connected to the channel control electrode 106 via a third conductive via 114 that extends through the second insulating layer 110 and the first insulating layer 107.
In one embodiment, the gate conductor 105 is an input terminal of the logic transistor, the channel control electrode 106 is an output terminal of the logic transistor, and the method includes: the gate electrode 123 connected to the gate conductor 105 is an input electrode of the logic transistor, and the control gate electrode 124 connected to the channel control electrode 106 is an output electrode of the logic transistor.
In this embodiment, the channel control electrode 106 of the logic transistor is adjacent to one side surface of the gate conductor 105, and the channel control electrode 106 and the gate conductor 105 respectively extend substantially vertically in the semiconductor layer 102. A gate dielectric layer 104 is sandwiched between the gate conductor 105 and the semiconductor layer 102, and a gate voltage applied to the gate conductor 105 acts on an adjacent region of the semiconductor layer 102 in a write operation and a read operation, thereby forming a substantially vertically extending channel extending from one surface to the other surface of the semiconductor layer 102 between the gate conductor 105 and the channel control electrode 106. The channel control electrode 106 is in direct contact with the semiconductor layer 102 to form a junction capacitance, so that charges can be stored directly using the junction capacitance of the channel region of the logic transistor without including a separate storage capacitance, and thus the wafer area occupied by the memory cell is significantly reduced, and the storage density of the memory device can be significantly improved.
In a write operation, a control region voltage applied across the channel control electrode 106 stores charge on the junction capacitance or discharges charge from the junction capacitance into the channel. The storage state of the logic transistor is related to the charge state of the junction capacitance, and is obtained by detecting a change in the drain current (i.e., channel current) of the logic transistor in a read operation. In this way, the logic transistor structure and the system based on the logic transistor structure disclosed by the disclosure are used as basic units of a storage array, a logic array, a memory computing array, an in-memory logic array, an in-memory computing array and an in-memory computing array.
The logic transistor is a vertical structure transistor, as compared to a planar logic transistor, in which the source and drain regions of the logic transistor are located on opposite surfaces of the semiconductor layer 102, respectively. Not only can the total chip area of the source and drain regions be reduced, but also the gate length limitations, the wiring is more flexible, and the total wiring area of the source and drain can be reduced as compared to planar transistors. Therefore, the cell size of the logic transistor can be reduced for each logic cell, thereby hopefully improving the density of the logic gate and the storage density of the memory. Further, the semiconductor substrate 101 of the logic transistor serves as a source region, and for the memory array, a "common source structure" of a plurality of logic transistors may be formed using the semiconductor substrate 101. Therefore, the number of wirings and the wiring area of the source can be reduced by adopting the "common source structure" for the plurality of logic cells, memory cells, logic gate cells, memory array cells, in-memory logic array cells, in-memory computing array cells, in-memory array cells, and basic cells of the in-memory logic array.
In this embodiment, the source electrode 122 is formed on the back surface of the semiconductor substrate 101. In an alternative embodiment, the source electrode 122 may be formed on the surface of the second insulating layer 110. In this case, for example, the source electrode 122 is patterned from the same metal layer as the drain electrode 121, and the source electrode 122 is connected to the semiconductor substrate 101 via a conductive path. For multiple memory cells, a "common source structure" is employed, and the logic transistors of the multiple memory cells may share a common source 122. The use of the "common source structure" can reduce the number of wirings and the wiring area of the source electrode regardless of whether the source electrode 122 is located on the front surface or the back surface of the semiconductor substrate 101, and further reduce the overall size of the memory array, the logic array, the memory array, the in-memory logic array, the in-memory computing array, and the in-memory logic array, thereby improving the storage density of the memory.
The logic transistor is a vertical structure transistor, compared to a planar logic transistor, in which the gate conductor 105 and the channel control electrode 106 are located in the first trench 151 and the second trench 152, respectively. In contrast to the planar transistor, the channel control electrode 106 of the logic transistor 100 is located in the lower portion of the second trench, and the control gate 124 is connected to the channel control electrode 106 via the third conductive path 114. With the first insulating layer 107 and the second insulating layer 110, the channel control electrode 106 is isolated from the conductor region 103 of the logic transistor and the electrode wiring, and thus parasitic capacitance associated with the channel control electrode 106 can be reduced to improve the read-write speed of the memory device.
In an embodiment, as shown in fig. 2b, the logic transistor further comprises: a first insulator 108, the first insulator 108 penetrating the semiconductor substrate (source region) 101 and the source electrode 122. The first insulator 108 may be located on a side of the channel control electrode 106 remote from the gate conductor 105 and/or between the channel control electrode 106 and the gate conductor 105 and/or on a side of the gate conductor 105 remote from the channel control electrode 106.
In an embodiment, as shown in fig. 2c, the logic transistor further comprises: a second insulator 109, said second insulator 109 extending through the entire logic transistor, i.e. from the drain of the top layer to the source of the bottom layer.
In this embodiment, by adding the first insulator and the second insulator, the source regions, the semiconductor layers, the channel regions, the drain regions, and the drain regions of the respective transistors can be isolated from each other, thereby reducing leakage current therebetween.
In one embodiment, as shown in fig. 1, the gate stack includes one gate stack, and the logic transistor is operated as an inverter circuit structure according to a result of performing a logic operation on a signal of an input terminal of the one gate stack.
Fig. 3 is a circuit diagram of a prior art not gate structure, as shown in fig. 3, two transistors of different types are required, so that more area is occupied, the manufacturing process is more complex, and the manufacturing cost is higher.
Fig. 4 is a circuit diagram of a single input gate structure provided in an embodiment of the present disclosure, on the basis of which a non-gate structure may be implemented.
Fig. 5 is a typical logic characteristic diagram of a single transistor NOT gate device structure that, in the presently disclosed single transistor NOT gate device structure embodiment, was experimentally measured to be able to successfully implement a NOT logic gate. The logic not gate truth table shown in table 1, inputs and outputs are logically inverted. As shown in fig. 5, the actually measured data can effectively realize a NOT logic gate by adopting a single transistor device structure, and the drain voltage and the source voltage are kept stable and unchanged. In this table, the drain voltage VDS is equal to or less than 1V, and the source voltage vss=0v.
Table 1:
input device | Output of |
0 | 1 |
1 | 0 |
In one embodiment, as shown in fig. 6, the gate stack includes a plurality of gate stacks, and the logic transistor is selectively operated as any one of a dual input logic gate, a multiple input logic gate, a dual output logic gate, and a multiple output logic gate structure according to a result of performing a logic operation on signals of input terminals of the plurality of gate stacks.
The logic transistor selectively operates as any one of a dual input logic gate, a multiple input logic gate, a dual output logic gate, a multiple output logic gate structure, comprising: and enabling the logic transistor to realize any one of NOR, NAND, OR, AND, OR and XOR logic functions.
The logic transistor can realize one input and two outputs, two inputs and two outputs, three inputs and two outputs and multiple inputs and multiple outputs. The input and output can be voltage or current.
In a write operation, a control region voltage applied to the channel control electrode stores charge on the junction capacitance or discharges charge from the junction capacitance into the channel.
In a read operation, the memory state of the logic transistor is obtained by detecting a change in the leakage current of the logic transistor.
The following description will take an example in which a logic transistor includes two inputs and one output. Fig. 7 is a circuit diagram of a dual input gate structure according to an embodiment of the present disclosure, and structures such as an and gate structure, an or gate structure, a nand gate structure, and a nor gate structure may be implemented based on the dual input gate structure in the present disclosure. As shown in fig. 6, the logic states of the inputs may be different or the same when two or more inputs are provided to the two gate conductors 105. The channel control electrode 106 is the output.
Table 2 is a truth table for a single transistor dual input NAND gate device structure. In the single-transistor dual-input NAND gate device structure embodiment of the present disclosure, the single-transistor dual-input gate device structure was able to successfully implement a NAND logic gate through experimental measurements. By introducing an additional logic gate as a second input. The logic NAND gate truth table shown in table 1, the output is logic 0 only if both input 1 and input 2 are logic 1. The actual measurement data are shown in table 3, and the NAND logic gate can be effectively realized by adopting the single transistor double-input gate device structure, and the drain voltage and the source voltage are kept stable. In this table, the drain voltage vds=0.8v and the source voltage vss=0v.
Table 2:
input 1 | Input 2 | Output of |
0 | 0 | 1 |
1 | 0 | 1 |
0 | 1 | 1 |
1 | 1 | 0 |
Table 3:
input 1 | Input 2 | Output of |
0V | 0V | 1.6906V |
1.2V | 0V | 1.4983V |
0V | 1.4V | 1.1340V |
1.2V | 1.4V | 0.3451V |
Table 4 is a truth table for a single transistor dual input AND gate device structure. In the presently disclosed single-transistor dual-input gate AND device structure embodiments, the single-transistor dual-input gate device structure was found to be successful in implementing an AND logic gate through experimental measurements. By introducing an additional logic gate as a second input. The logic AND gate truth table shown in Table 4, the output is a logic 1 only if both input 1 AND input 2 are logic 1. The actual measurement data are shown in table 5, AND the AND logic gate can be effectively realized by adopting the single transistor double-input gate device structure, AND the drain voltage AND the source voltage are kept stable. In this table, the drain voltage vds=6v and the source voltage vss=0v.
Table 4:
input 1 | Input 2 | Output of |
0 | 0 | 0 |
1 | 0 | 0 |
0 | 1 | 0 |
1 | 1 | 1 |
Table 5:
input 1 | Input 2 | Output of |
0V | 0V | 0.187V |
1.4V | 0V | 0.506V |
0V | 10V | 0.262V |
1.4V | 10V | 1.399V |
Table 6 is a truth table for a single transistor dual input OR gate device structure. In the presently disclosed embodiments of a single-transistor dual-input gate OR device structure, the single-transistor dual-input gate device structure was found to be capable of successfully implementing an OR logic gate through experimental measurements. By introducing an additional logic gate as a second input. The logic OR gate truth table shown in table 6, the output is logic 0 only if both input 1 and input 2 are logic 0. The actual measurement data are shown in table 7, and the OR logic gate can be effectively realized by adopting the single transistor double-input gate device structure, and the drain voltage and the source voltage are kept stable and unchanged. In this table, the drain voltage vds=6v and the source voltage vss=0v.
Table 6:
input 1 | Input 2 | Output of |
0 | 0 | 0 |
1 | 0 | 1 |
0 | 1 | 1 |
1 | 1 | 1 |
Table 7:
input 1 | Input 2 | Output of |
0V | 0V | 0.161V |
1.4V | 0V | 1.031V |
0V | 12V | 1.019V |
1.4V | 12V | 1.185V |
In one embodiment, as shown in fig. 8, the logic transistor includes one input and two outputs, where the distances between the two outputs and the input may be equal or unequal.
The output is a logical not gate or a buffer depending on the position of the channel control electrode (output electrode) in one of the second trenches. If the output electrode is closer to the drain electrode, the output signal is logically opposite to the input signal and is output as a logic NOT gate; if the output electrode is closer to the source, the output signal is logically the same as the input signal, and the output is a buffer.
In one embodiment, as shown in FIG. 9, the logic transistor includes two inputs, two outputs.
The output and logic may be determined by adjusting the position of the channel control electrode (output electrode) in one of the second trenches, the distance between the second trench and the first trench, the structure, the process, the voltage, etc., for example, depending on the position of the output electrode in one of the second trenches, whether the output is a logic and gate (output electrode is closer to the source) or a nand gate (output electrode is closer to the drain), and increasing the drain voltage may cause the and gate to become an or gate.
In one embodiment, as shown in FIG. 10, the logic transistor includes three inputs, two outputs.
In some embodiments, the middle input of the three inputs is the common input of the two-side inputs, and the position of the output electrode in one of the second trenches, the distance between the second trench and the first trench, the structure, the process, the voltage, and the like can be adjusted to determine what output, what logic, for example, whether the logic and gate (the output electrode is closer to the source) or the nand gate (the output electrode is closer to the drain), and the increase of the drain voltage can change the and gate into the or gate.
In other embodiments, the middle input is not a common input for both side inputs, and the and gate may be changed to an or gate by adjusting the position of the output electrode in one of the second trenches, the distance between the second trench and the first trench, the structure, the process, the voltage, etc., to determine what output, what logic, e.g., whether the logic and gate (output electrode is closer to the source) or the nand gate (output electrode is closer to the drain) depending on the position of the output electrode in one of the second trenches.
In an embodiment, the input may be a voltage, and the output may be a voltage or a current.
In the embodiment of the disclosure, the gate conductor is used as an input end, the channel control electrode is used as an output end, the carrier density of the channel region is changed by changing the voltage of the input end, so that the output state of the output end is changed, multiple logic outputs are realized through one transistor, namely, the same transistor is enabled to realize multiple logic circuit functions, and according to the result of executing logic operation on signals of the input ends of the multiple gate stacks, the logic transistor is enabled to be selectively operated into a double-input logic gate, a multiple-input logic gate, a double-output logic gate and a multiple-output logic gate structure, such as an AND gate, an OR gate, a NAND gate, a NOR gate and the like, the number of transistors in the logic circuit can be reduced, the preparation method of the logic circuit is simple, and the device area is reduced.
Embodiments of the present disclosure also provide a memory comprising a logic transistor as in any of the above embodiments.
The above is only a typical process flow for the channel electrode transistor fabrication process. The structure can be realized by an existing process line, can be realized based on the adjustment of the existing process steps, and can be made of a semiconductor material, a conductor material or a combination of several materials. The actual manufacturing process may vary depending on factors such as manufacturer, device size, and process technology.
It should be appreciated that various forms of the flows shown above may be used to reorder, add, or delete steps. For example, the steps recited in the present disclosure may be performed in parallel or sequentially or in a different order, provided that the desired results of the technical solutions of the present disclosure are achieved, and are not limited herein.
Furthermore, the terms "first," "second," and the like, are used for descriptive purposes only and are not to be construed as indicating or implying a relative importance or implicitly indicating the number of technical features indicated. Thus, a feature defining "a first" or "a second" may explicitly or implicitly include at least one such feature. In the description of the present disclosure, the meaning of "a plurality" is two or more, unless explicitly defined otherwise.
The foregoing is merely specific embodiments of the disclosure, but the protection scope of the disclosure is not limited thereto, and any person skilled in the art can easily think about changes or substitutions within the technical scope of the disclosure, and it is intended to cover the scope of the disclosure. Therefore, the protection scope of the present disclosure shall be subject to the protection scope of the claims.
Claims (16)
1. A logic transistor, comprising:
a semiconductor substrate;
a semiconductor layer on the semiconductor substrate;
at least one first trench partially within the semiconductor layer, and at least one second trench extending into the semiconductor layer;
a gate stack located within the first trench; the gate stack comprises a gate dielectric layer covering the bottom and the side walls of the first trench and a gate conductor wrapped by the gate dielectric layer;
a channel control electrode located inside the second trench and in contact with the semiconductor layer to extract local electrical properties of the channel as an output electrode; wherein,
the portion of the semiconductor layer between the first trench and the second trench is formed as a channel region of the logic transistor, the gate conductor is an input terminal of the logic transistor, and the channel control electrode is an output terminal of the logic transistor.
2. The logic transistor of claim 1, wherein the logic transistor further comprises:
a conductor region in the semiconductor layer; wherein,
the semiconductor substrate and the conductor region are formed as a source region and a drain region of the logic transistor, respectively.
3. The logic transistor according to claim 2, wherein the logic transistor further comprises:
a first insulating layer covering the channel control electrode and located at an upper portion of the second trench; wherein,
the top surface of the channel control electrode is lower than the bottom surface of the drain region, and the first insulating layer isolates the channel control electrode from the drain region.
4. The logic transistor of claim 3, wherein the logic transistor further comprises:
a second insulating layer on the conductor region;
a drain electrode, a gate electrode, and a control gate electrode on the second insulating layer, and a source electrode on a surface of the semiconductor substrate remote from the semiconductor layer; wherein,
the drain electrode is electrically connected with the drain region, the gate electrode is electrically connected with the gate conductor, the control gate electrode is electrically connected with the channel control electrode, and the source electrode is electrically connected with the source region.
5. The logic transistor according to claim 4, wherein,
the gate conductor is an input terminal of the logic transistor, the channel control electrode is an output terminal of the logic transistor, and the method comprises the following steps:
the gate connected to the gate conductor is an input electrode of the logic transistor, and the control gate connected to the channel control electrode is an output electrode of the logic transistor.
6. The logic transistor according to claim 1, wherein,
the channel control electrode is located inside the second trench, and includes: the channel control electrode is located at a lower portion of the second trench.
7. The logic transistor according to claim 1, wherein,
the gate stack includes one gate stack, and the logic transistor is operated in a NOT circuit structure according to a result of performing a logic operation on a signal of an input terminal of the one gate stack.
8. The logic transistor according to claim 1, wherein,
the gate stack includes a plurality of gate stacks, and the logic transistor is selectively operated as any one of a dual-input logic gate, a multi-input logic gate, a dual-output logic gate, and a multi-output logic gate structure according to a result of performing a logic operation on signals of input ends of the plurality of gate stacks.
9. The logic transistor according to claim 8, wherein
The logic transistor selectively operates as any one of a dual input logic gate, a multiple input logic gate, a dual output logic gate, a multiple output logic gate structure, comprising: and enabling the logic transistor to realize any one of NOR, NAND, OR, AND, OR and XOR logic functions.
10. The logic transistor according to claim 1, wherein,
the at least one first trench partially within the semiconductor layer, comprising:
the first trench extends through the semiconductor layer and into the semiconductor substrate, or,
the first trench extends into the semiconductor layer.
11. The logic transistor according to claim 1, wherein,
the channel control electrode includes a channel control electrode at least partially surrounding the gate stack to obtain a predetermined junction area.
12. The logic transistor according to claim 1, wherein,
the channel control electrode comprises a plurality of channel control electrodes which are arranged around the gate stack at intervals and are respectively contacted with the semiconductor layer to form a plurality of junction capacitances.
13. The logic transistor according to claim 1, wherein,
the at least one channel control electrode is comprised of any stack selected from a conductor, a semiconductor, or a conductor and a semiconductor.
14. The logic transistor according to claim 13, wherein,
the conductor includes at least one selected from the group consisting of metal, alloy, ITO, doped silicon, doped polysilicon, metal nitride, and metal silicide.
15. The logic transistor according to claim 1, wherein the channel control electrode is formed by doping, deposition, epitaxy, self-assembly, spin-coating, self-assembly, roll-to-Roll, hydrothermal, embossing, rolling, printing, or evaporation.
16. A memory comprising a logic transistor as claimed in any one of claims 1 to 15.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202311389773.9A CN117525143A (en) | 2023-10-24 | 2023-10-24 | Logic transistor and memory |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202311389773.9A CN117525143A (en) | 2023-10-24 | 2023-10-24 | Logic transistor and memory |
Publications (1)
Publication Number | Publication Date |
---|---|
CN117525143A true CN117525143A (en) | 2024-02-06 |
Family
ID=89763466
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202311389773.9A Pending CN117525143A (en) | 2023-10-24 | 2023-10-24 | Logic transistor and memory |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN117525143A (en) |
-
2023
- 2023-10-24 CN CN202311389773.9A patent/CN117525143A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9954529B2 (en) | Ultra dense vertical transport FET circuits | |
US10388781B2 (en) | Device structure having inter-digitated back to back MOSFETs | |
US3609477A (en) | Schottky-barrier field-effect transistor | |
US20140146598A1 (en) | Reduced leakage memory cells | |
US11056489B2 (en) | Integrated circuit devices including vertical field-effect transistors (VFETs) | |
CN102386124B (en) | Trench structures in direct contact | |
US20050224859A1 (en) | Semiconductor storage device | |
EP2497117B1 (en) | Junction field effect transistor and method of manufacturing the same | |
US11587931B2 (en) | Multiplexor for a semiconductor device | |
US11770923B2 (en) | Thin film transistor random access memory | |
US20210225847A1 (en) | Semiconductor memory device | |
US9991266B2 (en) | Semiconductor memory device and semiconductor memory array comprising the same | |
CN117525143A (en) | Logic transistor and memory | |
US20200168617A1 (en) | Semiconductor memory device | |
US6573557B1 (en) | EEPROM cell having reduced cell area | |
US7773424B2 (en) | Circuit for and an electronic device including a nonvolatile memory cell and a process of forming the electronic device | |
KR20230043602A (en) | CMOS Logic Device Containing Oxide Semiconductor | |
US6198137B1 (en) | Semiconductor device | |
CN117525142A (en) | Logic transistor and memory | |
US20230301087A1 (en) | Circuit structure and related multi-time programmable (mtp) memory cell | |
US10742218B2 (en) | Vertical transport logic circuit cell with shared pitch | |
CN113809161B (en) | Ultrahigh voltage VDMOS integrated circuit chip and preparation method thereof | |
CN115188766B (en) | AND gate structure and manufacturing method thereof | |
US11785756B2 (en) | Thin film transistor random access memory | |
US20230268405A1 (en) | Trench power semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination |