CN117010304A - Error-based adaptive step control method and system - Google Patents

Error-based adaptive step control method and system Download PDF

Info

Publication number
CN117010304A
CN117010304A CN202310980180.3A CN202310980180A CN117010304A CN 117010304 A CN117010304 A CN 117010304A CN 202310980180 A CN202310980180 A CN 202310980180A CN 117010304 A CN117010304 A CN 117010304A
Authority
CN
China
Prior art keywords
error
control method
circuit
initial
calculating
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202310980180.3A
Other languages
Chinese (zh)
Inventor
代文亮
蒋历国
徐翊民
温继敏
刘萍
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Xinhe Semiconductor Technology Shanghai Co ltd
Original Assignee
Xinhe Semiconductor Technology Shanghai Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Xinhe Semiconductor Technology Shanghai Co ltd filed Critical Xinhe Semiconductor Technology Shanghai Co ltd
Priority to CN202310980180.3A priority Critical patent/CN117010304A/en
Publication of CN117010304A publication Critical patent/CN117010304A/en
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00Computer-aided design [CAD]
    • G06F30/30Circuit design

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Management, Administration, Business Operations System, And Electronic Commerce (AREA)

Abstract

The invention provides an error-based self-adaptive step control method and system, wherein the control method comprises the following steps: step S1: acquiring an initial working step length h0 and a circuit initial solution x0; step S2: estimating a predicted value Fy of the next time point according to the initial working state F (x 0); step S3: calculating an accurate value Fx of the next time point; step S4: calculating an error err according to the accurate value Fx and the predicted value Fy; step S5: estimating a time step; step S6: and repeating the steps S2-S5 until the whole transient analysis simulation is finished. The step length control method solves the step length control problem in transient simulation analysis in the electronic circuit simulation software.

Description

Error-based adaptive step control method and system
Technical Field
The invention relates to the technical field of integrated circuit analog simulation, in particular to an error-based self-adaptive step control method and system.
Background
In the latter molar age, the chip is smaller and smaller, and the integrated functions are more and more. With the development of integrated circuit technology and the increase in its complexity, the design of integrated circuits must rely on EDA technology. EDA is known as a mother of chip, and a chip designer can only design a circuit meeting own requirements through EDA software and simulate the circuit to verify the accuracy of the circuit. Electronic circuit simulation technology is one of key technologies in EDA, and a circuit simulation tool is developed by establishing a circuit model and adopting a numerical analysis technology and a computer software engineering technology. By using the electronic circuit simulation technology, the circuit behavior can be simulated and the function can be verified before the integrated circuit is produced.
The main function of the electronic circuit simulator is to solve mathematical models (differential algebraic equations) of various circuits on a computer, so as to obtain unknowns such as voltages, currents and the like at various positions in the circuit. Thus, solving a system of nonlinear equations is an unavoidable and very important problem. One effective way to solve the nonlinear equation is for newton's iteration to linearize the nonlinear equation at some point to it, and then successive approximation to the final solution. The transient simulation analysis of the electronic circuit simulator is to solve Newton's solution of the whole circuit at countless time points.
Because the time points selected by the transient simulation analysis have strict requirements, the step length selection between each time point must meet certain conditions, otherwise, the simulation result is not accurate enough due to light weight, and the whole circuit cannot be converged due to heavy weight. The chip designer does not care about the working principle inside the electronic circuit simulator, but only the output result of the electronic circuit simulator. It will often only give a reference time step. How to obtain the step change between the various time points in the overall transient simulation by the referenced time step is then a big difficulty. The patent provides an error-based self-adaptive step control method to complete estimation of the time point of the whole transient simulation analysis.
Disclosure of Invention
The present invention has been made in view of the above problems, and it is an object of the present invention to provide an error-based adaptive step size control method and system that overcomes or at least partially solves the above problems.
According to an aspect of the present invention, there is provided an error-based adaptive step control method, the control method comprising:
step S1: acquiring an initial working step length h0 and a circuit initial solution x0;
step S2: estimating a predicted value Fy of the next time point according to the initial working state F (x 0);
step S3: calculating an accurate value Fx of the next time point;
step S4: calculating an error err according to the accurate value Fx and the predicted value Fy;
step S5: estimating a time step;
step S6: and repeating the steps S2-S5 until the whole transient analysis simulation is finished.
Optionally, the initial working step h0 includes: the initial operating step h0 of the circuit is specified by a reference step given by the user.
Optionally, the initial solution F (x 0) of the circuit is an initial working state of the circuit, and can be obtained through direct current working point analysis simulation of the electronic circuit simulator.
Optionally, the step 2: estimating the predicted value Fy of the next time point according to the initial operating state F (x 0) specifically includes:
the predicted value Fy for the next time point is calculated from the derivative F' (x-1) of the previous time point and the confirmation step h.
Optionally, the step S3: calculating the exact value Fx for the next point in time specifically comprises:
calculating an accurate solution Fx of the next time point by using a Newton iteration method, and obtaining a derivative F (x)' based on the current time point by using the accurate solution Fx through Newton iteration and LU decomposition of the matrix, wherein the node matrix of the circuit is built by the improved node analysis method of the circuit;
judging the convergence of the accurate solution Fx, if not, shortening the step length h to h/8 and executing the step S2; if so, the process continues to step S4.
Optionally, the step S4: the calculating error err specifically includes:
calculating an error err between the predicted value Fy and the accurate value Fx;
err=fx-Fy, the error being used for the estimation of the later time step.
Optionally, the step S5: the estimating time step specifically comprises:
judging whether the error can be accepted by the current circuit, if so, accepting the current accurate solution Fx, selecting the current step length h as a time step, and executing the step S6;
otherwise, rejecting the current accurate solution Fx, rejecting the current step length h, shortening the step length h to h/2, and executing the step S2.
The invention also provides an error-based self-adaptive step control system, which applies the error-based self-adaptive step control method, and comprises the following steps:
the initial parameter acquisition module is used for acquiring an initial working step length h0 and a circuit initial solution x0;
the working state prediction module is used for estimating a working state predicted value Fy of the next time point according to the initial working state F (x 0);
the working state calculating module is used for calculating an accurate value Fx of the next time point;
the error calculation module is used for calculating an error err according to the accurate value Fx and the predicted value Fy;
the time step estimation module is used for estimating the time steps;
and the simulation circulation module is used for repeatedly executing the steps S2-S5 until the whole transient analysis simulation is finished.
The invention provides an error-based self-adaptive step control method and system, wherein the control method comprises the following steps: step S1: acquiring an initial working step length h0 and a circuit initial solution x0; step S2: estimating a predicted value Fy of the next time point according to the initial working state F (x 0); step S3: calculating an accurate value Fx of the next time point; step S4: calculating an error err according to the accurate value Fx and the predicted value Fy; step S5: estimating a time step; step S6: and repeating the steps S2-S5 until the whole transient analysis simulation is finished. The step length control method solves the step length control problem in transient simulation analysis in the electronic circuit simulation software.
The foregoing description is only an overview of the present invention, and is intended to be implemented in accordance with the teachings of the present invention in order that the same may be more clearly understood and to make the same and other objects, features and advantages of the present invention more readily apparent.
Drawings
In order to more clearly illustrate the technical solutions of the embodiments of the present invention, the drawings required for the description of the embodiments will be briefly described below, it being obvious that the drawings in the following description are only some embodiments of the present invention, and that other drawings may be obtained according to these drawings without inventive effort for a person skilled in the art.
Fig. 1 is a flowchart of an error-based adaptive step control method according to an embodiment of the present invention.
Detailed Description
Exemplary embodiments of the present disclosure will be described in more detail below with reference to the accompanying drawings. While exemplary embodiments of the present disclosure are shown in the drawings, it should be understood that the present disclosure may be embodied in various forms and should not be limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the disclosure to those skilled in the art.
The terms "comprising" and "having" and any variations thereof in the description embodiments of the invention and in the claims and drawings are intended to cover a non-exclusive inclusion, such as a series of steps or elements.
The technical scheme of the invention is further described in detail below with reference to the accompanying drawings and the examples.
The invention adopts an improved node analysis method in the electronic circuit simulator to analyze the nodes of the components and the devices and establish a circuit equation. Firstly, the topological structure and the connection relation of a circuit are obtained from a Parser, the information is stored, when a node equation is calculated according to the current time information each time, the function value is calculated through Newton iteration according to the components connected with the node, and if the Newton iteration is not converged, the Newton iteration is carried out again by adjusting the step length to be one eighth. And if the Newton iteration converges, estimating the error between the calculated true value and the predicted value for the next time step.
As shown in fig. 1, step S1: and obtaining an initial working step h0 and a circuit initial solution x0.
The initial operating step h0 of the circuit is specified by a reference step given by the user. The initial solution x0 of the circuit is the initial working state of the circuit and can be obtained through the direct current working point analysis simulation of the electronic circuit simulator.
Step S2: the predicted value Fy at the next time point is estimated.
The predicted value Fy for the next time point is calculated from the derivative F' (x-1) of the previous time point and the confirmation step h.
Step S3: the exact value Fx for the next point in time is calculated.
The Newton iteration method is used for calculating the accurate solution Fx of the next time point, the node matrix of the circuit is built by the improved node analysis method of the circuit, the accurate solution of the matrix can be obtained through Newton iteration and LU decomposition of the matrix, and the derivative F (x)' based on the current time point is obtained through the accurate solution Fx. And judging the convergence of the accurate solution Fx, if the accurate solution Fx is not converged, shortening the step length h to h/8 and executing the step S2. If so, the process continues to step S4.
Step S4: the error err is calculated.
An error err between the predicted value Fy and the accurate value Fx is calculated. err=fx-Fy, which error will be used for the estimation of the later time step.
Step S5: time step estimation
And judging whether the error can be accepted by the current circuit, if so, accepting the current accurate solution Fx, selecting the current step length h as a time step, and executing the step S6. Otherwise, rejecting the current accurate solution Fx, rejecting the current step length h, shortening the step length h to h/2, and executing the step S2.
Step S6: steps S2-S5 are repeatedly performed.
The beneficial effects are that: the step length control method based on the error is provided for solving the step length control problem in transient simulation analysis in the electronic circuit simulation software.
The foregoing detailed description of the invention has been presented for purposes of illustration and description, and it should be understood that the invention is not limited to the particular embodiments disclosed, but is intended to cover all modifications, equivalents, alternatives, and improvements within the spirit and principles of the invention.

Claims (8)

1. An error-based adaptive step control method, wherein the control method comprises the steps of:
step S1: acquiring an initial working step length h0 and a circuit initial solution x0;
step S2: estimating a predicted value Fy of the next time point according to the initial working state F (x 0);
step S3: calculating an accurate value Fx of the next time point;
step S4: calculating an error err according to the accurate value Fx and the predicted value Fy;
step S5: estimating a time step;
step S6: and repeating the steps S2-S5 until the whole transient analysis simulation is finished.
2. The error-based adaptive step control method according to claim 1, wherein the initial operation step h0 comprises: the initial operating step h0 of the circuit is specified by a reference step given by the user.
3. The error-based adaptive step control method of claim 1, wherein the initial solution F (x 0) of the circuit is an initial operating state of the circuit, and is obtained by direct current operating point analysis simulation of an electronic circuit simulator.
4. The error-based adaptive step size control method according to claim 1, wherein the step 2: estimating the predicted value Fy of the next time point according to the initial operating state F (x 0) specifically includes:
the predicted value Fy for the next time point is calculated from the derivative F' (x-1) of the previous time point and the confirmation step h.
5. The error-based adaptive step control method according to claim 1, wherein the step S3: calculating the exact value Fx for the next point in time specifically comprises:
calculating an accurate solution Fx of the next time point by using a Newton iteration method, and obtaining a derivative F (x)' based on the current time point by using the accurate solution Fx through Newton iteration and LU decomposition of the matrix, wherein the node matrix of the circuit is built by the improved node analysis method of the circuit;
judging the convergence of the accurate solution Fx, if not, shortening the step length h to h/8 and executing the step S2; if so, the process continues to step S4.
6. The error-based adaptive step control method according to claim 1, wherein the step S4: the calculating error err specifically includes:
calculating an error err between the predicted value Fy and the accurate value Fx;
err=fx-Fy, the error being used for the estimation of the later time step.
7. The error-based adaptive step control method according to claim 1, wherein the step S5: the estimating time step specifically comprises:
judging whether the error can be accepted by the current circuit, if so, accepting the current accurate solution Fx, selecting the current step length h as a time step, and executing the step S6;
otherwise, rejecting the current accurate solution Fx, rejecting the current step length h, shortening the step length h to h/2, and executing the step S2.
8. An error-based adaptive step size control system, applying an error-based adaptive step size control method according to any of the preceding claims 1-7, characterized in that the control system comprises:
the initial parameter acquisition module is used for acquiring an initial working step length h0 and a circuit initial solution x0;
the working state prediction module is used for estimating a working state predicted value Fy of the next time point according to the initial working state F (x 0);
the working state calculating module is used for calculating an accurate value Fx of the next time point;
the error calculation module is used for calculating an error err according to the accurate value Fx and the predicted value Fy;
the time step estimation module is used for estimating the time steps;
and the simulation circulation module is used for repeatedly executing the steps S2-S5 until the whole transient analysis simulation is finished.
CN202310980180.3A 2023-08-04 2023-08-04 Error-based adaptive step control method and system Pending CN117010304A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202310980180.3A CN117010304A (en) 2023-08-04 2023-08-04 Error-based adaptive step control method and system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202310980180.3A CN117010304A (en) 2023-08-04 2023-08-04 Error-based adaptive step control method and system

Publications (1)

Publication Number Publication Date
CN117010304A true CN117010304A (en) 2023-11-07

Family

ID=88575816

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202310980180.3A Pending CN117010304A (en) 2023-08-04 2023-08-04 Error-based adaptive step control method and system

Country Status (1)

Country Link
CN (1) CN117010304A (en)

Similar Documents

Publication Publication Date Title
US7243320B2 (en) Stochastic analysis process optimization for integrated circuit design and manufacture
Dong et al. Piecewise polynomial nonlinear model reduction
US8005660B2 (en) Hierarchical stochastic analysis process optimization for integrated circuit design and manufacture
US6278964B1 (en) Hot carrier effect simulation for integrated circuits
US9898566B2 (en) Method for automated assistance to design nonlinear analog circuit with transient solver
Spanos et al. Parameter extraction for statistical IC process characterization
US20200210532A1 (en) Method and system for component-based design of physical systems
US20220067255A1 (en) Dynamic current modeling in dynamic voltage drop analysis
US8943450B1 (en) Model based analog block coverage system
CN110110406B (en) Slope stability prediction method for achieving LS-SVM model based on Excel computing platform
US20150161306A1 (en) Fault insertion for system verification
CN113221298B (en) Method and system for simulating electromechanical transient process
CN116940929A (en) Method, electronic device, computer-readable storage medium, and program product for simulating a circuit
US20040073879A1 (en) Modeling devices in consideration of process fluctuations
CN117010304A (en) Error-based adaptive step control method and system
US7299428B2 (en) Model stamping matrix check technique in circuit simulator
CN113033128B (en) Method for selecting initial value of Newton iteration in circuit simulation
Voss et al. Model order reduction for nonlinear differential algebraic equations in circuit simulation
CN114077818A (en) Global mis-tracking analysis in integrated circuit design
Kalra et al. Automated scheme for linearisation points selection in TPWL method applied to non‐linear circuits
Popov et al. Features of Heterogeneous Dynamic Systems
US11341302B1 (en) Method for translation of analog circuit netlist to a digital model and elimination of zero delay loops within the digital model
US7509243B2 (en) Method of determining high-speed VLSI reduced-order interconnect by non-symmetric lanczos algorithm
CN112800669B (en) Method for evaluating various approximate technical errors based on probability map model in special accelerator
Rechmal-Lesse et al. Automated Model Generation Including Variations for Formal Verification of Nonlinear Analog Circuits

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination