CN116794470A - New semiconductor parameter test hardware architecture system - Google Patents
New semiconductor parameter test hardware architecture system Download PDFInfo
- Publication number
- CN116794470A CN116794470A CN202211559313.1A CN202211559313A CN116794470A CN 116794470 A CN116794470 A CN 116794470A CN 202211559313 A CN202211559313 A CN 202211559313A CN 116794470 A CN116794470 A CN 116794470A
- Authority
- CN
- China
- Prior art keywords
- test
- switch matrix
- hardware architecture
- architecture system
- new semiconductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000012360 testing method Methods 0.000 title claims abstract description 47
- 239000004065 semiconductor Substances 0.000 title claims abstract description 20
- 239000011159 matrix material Substances 0.000 claims abstract description 21
- 238000005259 measurement Methods 0.000 claims abstract description 8
- 238000010586 diagram Methods 0.000 description 2
- 101000864076 Caenorhabditis elegans Smu-1 suppressor of mec-8 and unc-52 protein Proteins 0.000 description 1
- 101100477827 Caenorhabditis elegans smu-1 gene Proteins 0.000 description 1
- 101000864104 Homo sapiens WD40 repeat-containing protein SMU1 Proteins 0.000 description 1
- 102100029872 WD40 repeat-containing protein SMU1 Human genes 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/26—Testing of individual semiconductor devices
- G01R31/2601—Apparatus or methods therefor
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Tests Of Electronic Circuits (AREA)
Abstract
The application discloses a novel semiconductor parameter test hardware architecture system which comprises a test module and a switch matrix, wherein the test module comprises a source measurement unit (SUM), a digital multimeter, a capacitance measurement unit and a pulse generator unit (the test module comprises but is not limited to the test unit), and a spring pin (pogo pin) test wire is connected to the switch matrix.
Description
Technical Field
The present application relates to a new semiconductor parameter testing hardware architecture system, and more particularly, to a new semiconductor parameter testing hardware architecture system.
Background
With the development of semiconductor manufacturing technology, the integration level of semiconductor devices is continuously improved. In the field of wafer-level semiconductor parameter testing, the demand of automated test equipment is continuously increasing. In order to realize the Kelvin test function required in the semiconductor test, the switch matrix of the conventional semiconductor parameter test system has a relatively large demand for the switch matrix. With 8 input ports and 24 output ports, for example, kelvin test is needed, the conventional switch matrix is required to be 8 x 48. As shown in fig. 1. The traditional testing system has higher use cost and is unfavorable for the development of enterprises.
Disclosure of Invention
In order to solve some or some technical problems in the prior art, one of the purposes of the present application is to provide a new semiconductor parameter testing hardware architecture system, which can reduce the use cost of enterprises.
In order to solve the above existing technical problems, one of the purposes of the present application is achieved by adopting the following technical scheme:
a new semiconductor parametric test hardware architecture system includes a test module including a source measurement unit (SUM), a digital multimeter, a capacitance measurement unit, and a pulser unit (test module including, but not limited to, the above test units), and a switch matrix to which spring pin (pogo pin) test wires are connected.
Further, a traditional single switch matrix is split into two independent switch matrices according to an input port, two wires of a test wire connected with a spring needle are respectively connected to corresponding ports of the two switch matrices, the Force end of the SUM is connected to the input end of a first switch matrix, and the sense end of the SMU is connected to the input end of a second switch matrix.
Compared with the prior art, the application has the beneficial effects that:
through reasonable combination of switch matrixes and a new wire structure, the scale of the switch matrixes of the traditional semiconductor parameter testing system can be halved, the Kelvin testing function necessary in semiconductor testing is realized, and the use cost of the testing system is obviously reduced.
Drawings
FIG. 1 is a schematic diagram of a conventional switch matrix system according to the present application;
FIG. 2 is a schematic diagram of a novel switch matrix system of the present application;
Detailed Description
The present application will be further described with reference to the accompanying drawings and detailed description, wherein it is to be understood that, on the premise of no conflict, the following embodiments or technical features may be arbitrarily combined to form new embodiments.
In the description of the present application, it should be understood that the directions or positional relationships indicated by the terms "upper", "lower", "left", "right", etc. are based on the directions or positional relationships shown in the drawings, are merely for convenience of description and simplification of the description, and do not indicate or imply that the apparatus or element in question must have a specific orientation, be constructed and operated in a specific orientation, and thus should not be construed as limiting the present application.
The terms "first," "second," and the like in this specification are used for distinguishing between similar objects and not necessarily for describing a particular sequential or chronological order. It is to be understood that the data so used may be interchanged, as appropriate, such that embodiments of the present application may be implemented in sequences other than those illustrated or described herein, and that the objects identified by "first," "second," etc. are generally of a type, and are not limited to the number of objects, such as the first object may be one or more. Furthermore, in the description and claims, "and/or" means at least one of the connected objects, and the character "/", generally means a relationship in which the associated object is a new semiconductor parameter test hardware architecture system or.
Example 1
As shown in fig. 1-2, a new semiconductor parameter testing hardware architecture system includes a testing module including a source measurement unit (SUM), a digital multimeter, a capacitance measurement unit, and a pulse generator unit (the testing module includes, but is not limited to, the above testing unit), and a switch matrix to which a pogo pin (pogo pin) testing wire is connected.
The traditional single switch matrix is split into two independent switch matrices according to an input port, two wires of a test wire connected with a spring needle are respectively connected to corresponding ports of the two switch matrices, the Force end of the SUM is connected to the input end of the first switch matrix, and the sense end of the SMU is connected to the input end of the second switch matrix. SMU 1F represents the force port of SMU1 and SMU 1S represents the sense port of SMU 1.
In summary, through reasonable combination of switch matrixes and a new wire structure, the switch matrix scale of the traditional semiconductor parameter testing system can be halved, thereby realizing the Kelvin testing function necessary in semiconductor testing and remarkably reducing the cost of the testing system.
The above embodiments are only preferred embodiments of the present application, and the scope of the present application is not limited thereto, but any insubstantial changes and substitutions made by those skilled in the art on the basis of the present application are intended to be within the scope of the present application as claimed.
Claims (2)
1. A new semiconductor parametric test hardware architecture system, characterized by: the system comprises a test module and a switch matrix, wherein the test module comprises a source measurement unit (SUM), a digital universal meter, a capacitance measurement unit and a pulse generator unit (the test module comprises but is not limited to the test unit), and a spring needle (pogo pin) test wire is connected to the switch matrix.
2. The new semiconductor parametric test hardware architecture system of claim 1, wherein: the traditional single switch matrix is split into two independent switch matrices according to an input port, two wires of a test wire connected with a spring needle are respectively connected to corresponding ports of the two switch matrices, the Force end of the SUM is connected to the input end of the first switch matrix, and the sense end of the SMU is connected to the input end of the second switch matrix.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202211559313.1A CN116794470A (en) | 2022-12-06 | 2022-12-06 | New semiconductor parameter test hardware architecture system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202211559313.1A CN116794470A (en) | 2022-12-06 | 2022-12-06 | New semiconductor parameter test hardware architecture system |
Publications (1)
Publication Number | Publication Date |
---|---|
CN116794470A true CN116794470A (en) | 2023-09-22 |
Family
ID=88036698
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202211559313.1A Pending CN116794470A (en) | 2022-12-06 | 2022-12-06 | New semiconductor parameter test hardware architecture system |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN116794470A (en) |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070018636A1 (en) * | 2005-07-19 | 2007-01-25 | Agilent Technologies, Inc. | Method and program for controlling an apparatus for measurement of characteristics of a semiconductor device under test |
CN105846918A (en) * | 2016-05-24 | 2016-08-10 | 中国电子科技集团公司第四十研究所 | Modularized multi-port scattering parameter testing apparatus and method |
CN207586377U (en) * | 2017-12-27 | 2018-07-06 | 北京华峰测控技术股份有限公司 | A kind of time parameter measuring device |
CN111487516A (en) * | 2020-04-24 | 2020-08-04 | 中国科学院微电子研究所 | Semiconductor device testing device, method and system |
CN115201529A (en) * | 2022-07-29 | 2022-10-18 | 海宁理万集成电路有限公司 | Novel parallel semiconductor parameter testing system |
-
2022
- 2022-12-06 CN CN202211559313.1A patent/CN116794470A/en active Pending
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070018636A1 (en) * | 2005-07-19 | 2007-01-25 | Agilent Technologies, Inc. | Method and program for controlling an apparatus for measurement of characteristics of a semiconductor device under test |
CN105846918A (en) * | 2016-05-24 | 2016-08-10 | 中国电子科技集团公司第四十研究所 | Modularized multi-port scattering parameter testing apparatus and method |
CN207586377U (en) * | 2017-12-27 | 2018-07-06 | 北京华峰测控技术股份有限公司 | A kind of time parameter measuring device |
CN111487516A (en) * | 2020-04-24 | 2020-08-04 | 中国科学院微电子研究所 | Semiconductor device testing device, method and system |
CN115201529A (en) * | 2022-07-29 | 2022-10-18 | 海宁理万集成电路有限公司 | Novel parallel semiconductor parameter testing system |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4150331A (en) | Signature encoding for integrated circuits | |
CN109345988B (en) | Test circuit, display panel test device and display device | |
CN107367678A (en) | Test structure, test probe card, test system and method for testing | |
CN211905587U (en) | Chip test circuit | |
US6687641B2 (en) | Network diagnostic apparatus | |
CN116794470A (en) | New semiconductor parameter test hardware architecture system | |
US6731125B2 (en) | Multi-channel semiconductor test system | |
US4743842A (en) | Tri-state circuit tester | |
CN113917308A (en) | Automatic test platform of printed circuit board | |
CN215949675U (en) | Rocket engine data acquisition system | |
CN109493776A (en) | A kind of display panel test fixture and its test method | |
CN109342872A (en) | A kind of cable conducting high speed detection algorithm | |
CN108304339B (en) | Serial port expansion circuit of dynamic management and control system and working method thereof | |
CN203218663U (en) | Test switching device for electrical connector | |
CN208092167U (en) | A kind of cable marker test device | |
CN101545942B (en) | Circuit for testing connection gaskets | |
US20070075713A1 (en) | Tester for in-circuit testing bed of nails fixture and testing circuit thereof | |
CN214538308U (en) | Test site temperature data acquisition channel inspection device | |
CN218546797U (en) | Kelvin four-wire test system realized through internal circuit of switch matrix | |
CN211014647U (en) | Matrix switch circuit box | |
CN210428173U (en) | Data acquisition intelligent processing terminal | |
CN211401680U (en) | Electronic throttle fault diagnosis device | |
CN216248275U (en) | Multi-core wire open circuit short circuit detection device | |
CN207780176U (en) | A kind of test circuit system for LCD display mainboard | |
CN211957636U (en) | Wafer test structure |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination |