CN116586789A - Laser perforating method and preparation method of semiconductor device - Google Patents
Laser perforating method and preparation method of semiconductor device Download PDFInfo
- Publication number
- CN116586789A CN116586789A CN202310854604.1A CN202310854604A CN116586789A CN 116586789 A CN116586789 A CN 116586789A CN 202310854604 A CN202310854604 A CN 202310854604A CN 116586789 A CN116586789 A CN 116586789A
- Authority
- CN
- China
- Prior art keywords
- laser
- opening
- layer
- laser irradiation
- moving
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 title claims abstract description 109
- 239000004065 semiconductor Substances 0.000 title claims abstract description 29
- 238000002360 preparation method Methods 0.000 title abstract description 12
- 239000000758 substrate Substances 0.000 claims abstract description 42
- 238000004519 manufacturing process Methods 0.000 claims abstract description 35
- 238000004080 punching Methods 0.000 claims abstract description 9
- 238000005553 drilling Methods 0.000 claims description 32
- 238000001816 cooling Methods 0.000 claims description 18
- 238000004806 packaging method and process Methods 0.000 claims description 7
- 239000000112 cooling gas Substances 0.000 claims description 6
- 239000004033 plastic Substances 0.000 claims description 5
- 238000000576 coating method Methods 0.000 claims description 3
- 238000010926 purge Methods 0.000 claims description 3
- 238000007789 sealing Methods 0.000 claims description 3
- 239000011248 coating agent Substances 0.000 claims description 2
- 238000009825 accumulation Methods 0.000 abstract description 17
- 230000000694 effects Effects 0.000 abstract description 13
- 230000009286 beneficial effect Effects 0.000 abstract description 5
- 230000007547 defect Effects 0.000 abstract description 5
- 238000010079 rubber tapping Methods 0.000 abstract 2
- 239000010410 layer Substances 0.000 description 81
- 239000000463 material Substances 0.000 description 9
- 238000010586 diagram Methods 0.000 description 7
- 239000002184 metal Substances 0.000 description 7
- 229910052751 metal Inorganic materials 0.000 description 7
- 239000011148 porous material Substances 0.000 description 5
- 238000006243 chemical reaction Methods 0.000 description 4
- 239000000853 adhesive Substances 0.000 description 3
- 230000001070 adhesive effect Effects 0.000 description 3
- 230000017525 heat dissipation Effects 0.000 description 3
- 230000001678 irradiating effect Effects 0.000 description 3
- 238000005457 optimization Methods 0.000 description 3
- 238000012545 processing Methods 0.000 description 3
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 2
- 239000004593 Epoxy Substances 0.000 description 2
- 238000013459 approach Methods 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 238000004140 cleaning Methods 0.000 description 2
- 238000011109 contamination Methods 0.000 description 2
- 239000002826 coolant Substances 0.000 description 2
- 229910052802 copper Inorganic materials 0.000 description 2
- 239000010949 copper Substances 0.000 description 2
- 238000013461 design Methods 0.000 description 2
- 239000007789 gas Substances 0.000 description 2
- 239000011521 glass Substances 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000000465 moulding Methods 0.000 description 2
- 238000012858 packaging process Methods 0.000 description 2
- 230000000149 penetrating effect Effects 0.000 description 2
- 238000005240 physical vapour deposition Methods 0.000 description 2
- 239000002861 polymer material Substances 0.000 description 2
- 238000011160 research Methods 0.000 description 2
- 239000002356 single layer Substances 0.000 description 2
- 239000004642 Polyimide Substances 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 239000002131 composite material Substances 0.000 description 1
- 238000000748 compression moulding Methods 0.000 description 1
- 230000032798 delamination Effects 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 238000009826 distribution Methods 0.000 description 1
- 238000009713 electroplating Methods 0.000 description 1
- 238000005538 encapsulation Methods 0.000 description 1
- 239000003822 epoxy resin Substances 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 238000002474 experimental method Methods 0.000 description 1
- 238000000605 extraction Methods 0.000 description 1
- 238000011049 filling Methods 0.000 description 1
- 239000011888 foil Substances 0.000 description 1
- 238000001764 infiltration Methods 0.000 description 1
- 230000008595 infiltration Effects 0.000 description 1
- 229910010272 inorganic material Inorganic materials 0.000 description 1
- 239000011147 inorganic material Substances 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 230000002452 interceptive effect Effects 0.000 description 1
- 238000003475 lamination Methods 0.000 description 1
- 239000007788 liquid Substances 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 229920000647 polyepoxide Polymers 0.000 description 1
- 229920001721 polyimide Polymers 0.000 description 1
- 229920000642 polymer Polymers 0.000 description 1
- 238000005389 semiconductor device fabrication Methods 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 229910000679 solder Inorganic materials 0.000 description 1
- 238000005476 soldering Methods 0.000 description 1
- 238000004528 spin coating Methods 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 238000001721 transfer moulding Methods 0.000 description 1
Classifications
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K26/00—Working by laser beam, e.g. welding, cutting or boring
- B23K26/36—Removing material
- B23K26/38—Removing material by boring or cutting
- B23K26/382—Removing material by boring or cutting by boring
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K26/00—Working by laser beam, e.g. welding, cutting or boring
- B23K26/70—Auxiliary operations or equipment
- B23K26/702—Auxiliary equipment
- B23K26/703—Cooling arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K2101/00—Articles made by soldering, welding or cutting
- B23K2101/36—Electric or electronic devices
- B23K2101/40—Semiconductor devices
Abstract
The application provides a laser perforating method and a preparation method of a semiconductor device. The laser perforating method comprises the following steps: taking n opening positions to be processed and prepared on a substrate as a group, carrying out laser irradiation for a time on a previous opening position, then moving to carry out laser irradiation for b time on a next opening position, and sequentially moving until all opening positions of the group are subjected to laser irradiation for preset times to process through holes with required sizes at all opening positions, wherein the preset times are the total number of laser irradiation required for completing opening at the corresponding opening position, n is an integer greater than or equal to 3, a and b are integers less than the corresponding preset times, the n openings are arranged in a multi-row multi-array, the moving punching process is spiral movement, and the previous opening position is not adjacent to the next opening position. The application can effectively avoid the heat accumulation effect in the laser tapping process, avoid the defects of tapping deformation, layering of the subsequent process and the like, and is beneficial to improving the production yield.
Description
Technical Field
The application relates to the technical field of semiconductors, in particular to a back-end packaging method, and particularly relates to a laser perforating method and a preparation method of a semiconductor device.
Background
Laser drilling is a method of preparing vias commonly used in semiconductor device fabrication. Especially in the back-end packaging process, laser drilling is widely used. For example, conventionally, a hole penetrating a printed wiring board is formed by laser drilling on a printed wiring board in which metal foils are laminated on both sides of an insulating board.
The laser drilling process generally includes drilling a calibration hole penetrating the printed wiring board using a laser, photographing a positioning hole, determining a laser irradiation position according to the photographed position of the calibration hole, and irradiating the laser irradiation position with the laser to form a hole to the printed wiring board. There are three main modes of laser irradiation: (a) Single pulse: drilling holes by single pulse laser; (b) Percure: the drilling depth is increased by using multiple pulse lasers, but the drilling aperture is larger than the diameter of the focused light spot by the method; (c) Trepanning: when the drilling aperture is larger than the focused beam diameter, the drilling aperture is enlarged by moving the beam trajectory.
The existing laser perforation method is to continuously irradiate laser on the same perforation position until the production of the through holes with the required size is completed, and then continuously irradiate the next hole, and the like until the production of all the through holes is completed.
The inventors have found through extensive studies that such a method of continuously irradiating a location with laser light until a single via is completed may result in less energy accumulation and less dissipation during irradiation, resulting in a heat accumulation effect. And along with the increase of the size of the opening, the laser dotting times of a single hole are more, the laser energy is more, and finally the heat accumulation phenomenon at the edge of the opening is more serious, so that the layering of a wiring layer (RDL) and a polyimide layer (PI) in the subsequent process can be caused, and the electrical failure of the device is caused. In addition, heat accumulation may also cause deformation of the through holes, resulting in a decrease in production yield.
It should be noted that the foregoing description of the background art is only for the purpose of providing a clear and complete description of the technical solution of the present application and is presented for the convenience of understanding by those skilled in the art. The above-described solutions are not considered to be known to the person skilled in the art simply because they are set forth in the background of the application section.
Disclosure of Invention
In view of the above-mentioned drawbacks of the prior art, an object of the present application is to provide a laser drilling method and a method for manufacturing a semiconductor device, which are used for solving the problems that in the prior art, a laser drilling method for continuously irradiating a location until a single hole is processed causes energy to accumulate and not dissipate in the irradiation process, so that heat accumulation occurs at the edge of the hole, resulting in delamination in the subsequent process and deformation of the through hole, resulting in reduced device performance, and the like.
In order to achieve the above object, the present application provides a laser drilling method, including: taking n opening positions to be processed and prepared on a substrate as a group, carrying out laser irradiation for a time on a previous opening position, then moving to carry out laser irradiation for b time on a next opening position, and sequentially moving until all opening positions of the group are subjected to laser irradiation for preset times to process through holes with required sizes at all opening positions, wherein the preset times are the total number of laser irradiation required for completing opening at the corresponding opening position, n is an integer greater than or equal to 3, a and b are integers less than the corresponding preset times, the n openings are arranged in a multi-row multi-array, the moving punching process is spiral movement, and the previous opening position is not adjacent to the next opening position.
Optionally, n is greater than or equal to 10, and a and b are both less than or equal to one third of the corresponding preset times.
Alternatively, the sizes of the openings are the same, the sizes of a and b are the same, and the energy and the irradiation time of each laser irradiation are the same.
More optionally, the energy per laser irradiation is 0.2W-3W.
Optionally, the method of moving the previous hole location a times of laser irradiation and then moving the previous hole location b times of laser irradiation includes moving the substrate or moving the laser.
Optionally, the next hole position is moved to b laser shots and the hole position irradiated before is cooled.
More optionally, the method of cooling the previously irradiated open hole location includes natural cooling and/or purging with a cooling gas.
The application also provides a preparation method of the semiconductor device, which comprises the steps of preparing an opening on a substrate by adopting the laser opening method in any scheme, and then manufacturing a conductive structure in the opening.
Further, the preparation method of the semiconductor device is a device packaging method, comprising the steps of:
providing a support substrate;
forming a sacrificial layer on a support substrate;
forming a conductive interconnection layer on the sacrificial layer;
disposing a chip on the conductive interconnect layer;
forming a plastic sealing layer for coating the chip;
forming a rewiring layer on the surface of the chip, wherein the rewiring layer is electrically connected with the chip and the conductive interconnection layer;
forming an electrical lead-out structure on the rewiring layer;
removing the support substrate to expose the sacrificial layer;
preparing a plurality of openings in the sacrificial layer, wherein the openings expose the conductive interconnection layer, by using the laser opening method in any of the above schemes;
a conductive structure is formed in the opening in electrical contact with the conductive interconnect layer.
As described above, the laser drilling method and the preparation method of the semiconductor device provided by the application have the following beneficial effects: the improved flow design of the application can effectively avoid the heat accumulation effect generated by continuous laser irradiation of a single opening in a short time on the premise of ensuring that the size of the opened hole is consistent with that of the hole before optimization, can avoid the defects of deformation of the opening, layering of the subsequent process and the like, and is beneficial to improving the production yield.
Drawings
Fig. 1 is a schematic process diagram of a laser drilling method according to an embodiment of the application.
Fig. 2 is a schematic process diagram of another embodiment of the laser drilling method according to the present application.
Fig. 3 is a schematic view showing a substrate provided in the method for manufacturing a semiconductor device according to the present application.
Fig. 4 is a schematic diagram illustrating a sacrificial layer formed on a substrate in the method for manufacturing a semiconductor device according to the present application.
Fig. 5 is a schematic view showing a process for forming a conductive interconnect layer in the method for manufacturing a semiconductor device according to the present application.
Fig. 6 is a schematic diagram showing chip bonding in the method for manufacturing a semiconductor device according to the present application.
Fig. 7 is a schematic diagram illustrating a molding layer formed in the method for manufacturing a semiconductor device according to the present application.
Fig. 8 is a schematic diagram of a surface planarization process performed on a plastic sealing layer in the method for manufacturing a semiconductor device according to the present application.
Fig. 9 is a schematic view showing formation of a rewiring layer in the method for manufacturing a semiconductor device according to the present application.
Fig. 10 is a schematic diagram showing formation of an electrical extraction structure in the method for manufacturing a semiconductor device according to the present application.
Fig. 11 is a schematic view showing a substrate removal process in the method for manufacturing a semiconductor device according to the present application.
Fig. 12 is a schematic view showing an opening formed in a sacrificial layer in the method for manufacturing a semiconductor device according to the present application.
Detailed Description
Other advantages and effects of the present application will become apparent to those skilled in the art from the following disclosure, which describes the embodiments of the present application with reference to specific examples. The application may be practiced or carried out in other embodiments that depart from the specific details, and the details of the present description may be modified or varied from the spirit and scope of the present application. As described in detail in the embodiments of the present application, the cross-sectional view of the device structure is not partially enlarged to a general scale for convenience of explanation, and the schematic drawings are only examples, which should not limit the scope of the present application. In addition, the three-dimensional dimensions of length, width and depth should be included in actual fabrication.
For ease of description, spatially relative terms such as "under", "below", "beneath", "above", "upper" and the like may be used herein to describe one element or feature's relationship to another element or feature as illustrated in the figures. It will be understood that these spatially relative terms are intended to encompass other orientations of the device in use or operation in addition to the orientation depicted in the figures. Furthermore, when a layer is referred to as being "between" two layers, it can be the only layer between the two layers or one or more intervening layers may also be present.
In the context of the present application, a structure described as a first feature being "on" a second feature may include embodiments where the first and second features are formed in direct contact, as well as embodiments where additional features are formed between the first and second features, such that the first and second features may not be in direct contact.
It should be noted that, the illustrations provided in the present embodiment merely illustrate the basic concept of the present application by way of illustration, and only the components related to the present application are shown in the drawings and are not drawn according to the number, shape and size of the components in actual implementation, and the form, number and proportion of the components in actual implementation may be arbitrarily changed, and the layout of the components may be more complex. In order to make the illustration as concise as possible, not all structures are labeled in the drawings.
The existing laser perforation method is to continuously irradiate laser on the same perforation position until the production of the through holes with the required size is completed, and then continuously irradiate the next hole position for processing, and the like until the production of all the through holes is completed. The inventor has found through extensive research that this method can lead to less energy accumulation and dissipation in the irradiation process, resulting in heat accumulation effect and affecting device performance. In this regard, the inventors of the present application have made extensive studies and have proposed an improvement.
Specifically, the present embodiment provides a laser drilling method, including: taking n opening positions 11 to be processed and prepared on a substrate as a group, and starting laser irradiation opening after positioning the opening positions 11 and setting the laser irradiation positions of the opening positions 11. In the process of perforating, the previous perforating position 11 is subjected to a laser irradiation and then is moved to the next perforating position 11 to be subjected to b laser irradiation, and the laser irradiation is sequentially carried out until all perforating positions 11 in the group are subjected to laser irradiation for preset times until the laser irradiation energy of each perforating position 11 reaches a preset value, so that through holes with required sizes are machined in each perforating position 11, wherein the preset times are the total laser irradiation times required for completing the perforating of the corresponding perforating position 11, the energy preset value is the total laser energy value required for completing the perforating of the corresponding perforating position 11, n is an integer greater than or equal to 3, and a and b are integers smaller than the corresponding preset times. And preferably, the difference between a and b and the corresponding preset times is more than or equal to 3. That is, in this embodiment, the laser irradiation is performed at intervals of a plurality of times for each opening position 11, and the energy of each laser irradiation for a single opening position 11 is smaller than the total energy required for forming an opening of a desired size, and the preparation of each opening is completed after the plurality of times of irradiation at intervals. In the process of performing laser irradiation on the next position after the laser irradiation on the previous opening position 11 is completed, heat generated by the laser irradiation in the previous opening position 11 can be released, and heat accumulation is avoided. In addition, in this embodiment, the n openings are arranged in a multi-row and multi-column (the number of rows and the number of columns are all preferably greater than or equal to 3) array, the moving and punching process is spiral movement, and the position of the previous opening and the position of the next opening are not adjacent, so as to avoid the thermal interference of the adjacent openings to the greatest extent, and improve the heat accumulation effect.
The improved flow design of the laser drilling method provided by the application can effectively avoid the heat accumulation effect generated by continuous laser irradiation of a single hole in a short time on the premise of ensuring that the size of the hole to be drilled is consistent with that of the hole before optimization, can avoid the defects of deformation of the hole, layering of the subsequent process and the like, and is beneficial to improving the production yield.
In principle, each hole location 11 is transferred to the next hole location 11 after a laser shots are completed, and the hole locations 11 before that have time to emit heat, so that heat accumulation can be avoided. And theoretically, the longer the interval is, the more sufficient the heat is dissipated, the better the effect is. However, the inventors have found in practice that the interval between several laser shots at the same aperture location 11 is not to be too long or too short. Too short results in insufficient heat dissipation, too long results in too long a movement path, and the alignment requirements for the equipment are very high. The inventors have found through a lot of experiments that n is preferably 10 or more, and a and b are preferably one third or less of the preset number of times. In this embodiment, the sizes of all openings in the same group may be the same or different, and accordingly, the total energy of laser irradiation required to complete the preparation of each opening may be the same or different. The laser irradiation preset times of different openings can be the same or different. However, in order to simplify the process, it is preferable that the sizes of the openings be the same, and the laser irradiation preset times be the same for each of the openings. For example, in a preferred embodiment, n is 25, a and b are 1, and the predetermined number of laser shots for each aperture is 6, i.e. each aperture position 11 requires 6 laser shots, e.g. 6 single pulse shots. Specifically, the spot of the laser irradiation at each opening position 11 is the same and is approximately equal to half the size of each opening. The laser irradiation positions of each of the opening positions 11 are distributed in a central symmetry along the center of each of the opening positions 11.
In the punching process, the adjacent hole positions 11 may be sequentially subjected to a single laser irradiation in the manner shown in fig. 1 (the numerals in fig. 1 indicate the laser irradiation ordinal numbers). For example, the first hole location 11 is irradiated with the first laser, then the second adjacent hole location 11 is irradiated with the second laser, then the third hole location 11 is irradiated with the third laser, then the first hole location 11 is irradiated with the fourth laser, the third hole location 11 is irradiated with the fifth laser … …, and so on, until the number of times of laser irradiation on all the hole locations 11 reaches the corresponding preset number of times, and the preparation of all the holes is completed. Although this approach can improve thermal effect accumulation to a great extent, as device integration increases, the distribution of openings becomes increasingly dense and the spacing between adjacent openings becomes smaller. Thus, in the preferred embodiment provided by the application, after the previous aperture position 11 is irradiated with the laser, it is preferable to move to the next aperture position 11 not adjacent thereto for laser irradiation so as to minimize thermal crosstalk.
The array arrangement of the single set of openings may be as desired, such as according to the device layout. For example, in one example, as shown in fig. 2 (the arrow in fig. 2 indicates the general direction of movement during the moving perforation), n holes are arranged in an array of 5X5, the moving perforation is a spiral movement, and the former hole position 11 and the latter hole position 11 are not adjacent, for example, are separated by more than one hole position 11. The jump type moving punching mode can effectively avoid thermal crosstalk of different areas, and the stepping type mode is helpful for ensuring moving and aligning accuracy. Meanwhile, the layout of through holes, such as capacitor holes, in the semiconductor device mostly adopts array arrangement, such as hexagonal array arrangement, so that the laser hole opening mode of the embodiment is highly matched with the layout of the device, and the hole opening yield is guaranteed.
In the case where the total irradiation energy of each aperture position 11 reaches a preset value, the energy and irradiation time of each laser irradiation may be the same or different. In a preferred example, however, the energy and irradiation time of each laser irradiation are the same. This can reduce the work of adjusting the technological parameters of the equipment and improve the production efficiency.
The total energy of laser irradiation and the energy of single laser irradiation at each aperture position 11 may be determined as needed, for example, according to conditions such as aperture size, substrate material, and laser device model. In a preferred example, however, the energy per laser shot is 0.2W-3W, which minimizes heat build-up while ensuring good hole opening.
In one example, the method of moving the previous hole site 11 a times of laser irradiation and then moving the next hole site 11 b times of laser irradiation is to move the substrate. I.e. the laser irradiation position remains unchanged, after the first irradiation of the previous hole site 11, the substrate is moved so that the second hole site 11 is in the laser irradiation position, and so on.
In another embodiment, the method of moving the previous hole position 11 a times of laser irradiation and then moving the next hole position 11 b times of laser irradiation is to move the laser. That is, the substrate is kept still, and after the laser irradiation at the previous hole position 11 is completed, the device is moved so that the laser is positioned above the corresponding next hole position 11.
In another example, a device capable of emitting a plurality of laser beams may be selected, wherein the positions of the laser beams correspond to the respective hole positions 11, and laser above the corresponding hole positions 11 is gradually opened for irradiation during the punching process. This approach does not require moving the substrate or equipment, and ensures good alignment, with only high equipment requirements.
In the present embodiment, the laser pulses used are of ns order, and the interval between each laser beam and the second laser beam is only ns (10 -9 Second). If the traditional processing mode of continuously carrying out laser irradiation on the same hole is adopted, the heat effect accumulation is very serious, and the actual product is damaged. Therefore, the inventor makes a great deal of researches to develop the scheme, and moves the previous hole position to b times of laser irradiation on the next hole position after a times of laser irradiation on the previous hole position, and naturally cools the previous hole position in the process of laser irradiation on the next hole position, so that the aim of avoiding heat effect accumulation caused by continuous processing is achieved. The natural cooling method is adopted without additional cooling equipment, and the operation is simple.
In another embodiment, to accelerate the heat dissipation from the previous irradiation position, a cooling medium may be introduced to accelerate the cooling of the irradiated hole positions 11 while moving to laser irradiation of the next hole position 11. Or in addition to conventional natural cooling, a cooling medium is introduced to accelerate cooling of the irradiated open-pore locations 11. The method of performing the accelerated cooling may be a method of purging with a cooling gas, or may be a method of performing the cooling with a cooling plate having a structure similar to the size of the opening. For example, a plurality of columnar structures with the size similar to that of the opening are arranged on the cooling plate, and when laser irradiation is carried out on the next opening position, the columnar structures of the cooling plate are contacted with the previous irradiation position to realize accurate heat dissipation and cooling. In the case of cooling with a cooling gas, to avoid the cooling gas interfering with the laser irradiation at other locations (e.g., to avoid laser disturbance due to gas flow), a device such as a collimator may be used to precisely direct the cooling gas to the aperture location 11 where cooling is desired. The gas is utilized to sweep and cool, so that the cleaning effect can be achieved, and the punching yield can be improved. Further, in some examples, it is possible to detect whether the previous irradiation meets the criterion, for example, whether the irradiation position is accurate or not, or the like, simultaneously with cooling the previous hole position 11 without additionally increasing the detection time.
The application also provides a preparation method of the semiconductor device, which comprises the steps of preparing a through hole on a substrate by adopting the laser perforation method in any scheme, and then manufacturing a conductive structure in the through hole. The foregoing description of the laser drilling method may be referred to herein in its entirety and is not repeated for the sake of brevity.
As an example, a method of fabricating a conductive structure in a via hole may employ a metal filling method such as an electroplating method, a physical vapor deposition method, or the like. In other examples, already fabricated conductive structures may be disposed within the via, such as by passing conductive lines, such as copper lines, through the via to electrically connect device structures located at both ends of the via.
The preparation method of the semiconductor device can be used for manufacturing various types of contact holes in the front-end chip manufacturing process. The method for manufacturing a semiconductor device according to the present application is particularly suitable for manufacturing an interconnection via hole in a package substrate in a back-end packaging process, and a back-end packaging method using the laser drilling method according to the present application will be described in detail with reference to the accompanying drawings.
Specifically, the method for manufacturing the semiconductor device provided in the present embodiment includes the steps of:
first, as shown in fig. 3, a support substrate 12 is provided, and the support substrate 12 may be a semiconductor material such as a silicon wafer, a glass substrate, a metal substrate, or a substrate of other materials, or may be a composite substrate. In a preferred example, the support substrate 12 is a transparent substrate, such as a glass substrate, which will facilitate subsequent peeling. After the support substrate 12 is provided, cleaning may be performed to remove contamination from the surface of the support substrate 12.
Then, a sacrificial layer 13 is formed on the surface of the support substrate 12, resulting in the structure shown in fig. 4. The sacrificial layer 13 may be a single-layer or multi-layer structure. For example, in one example, the sacrificial layer 13 includes a photo-thermal conversion material layer on the surface of the support substrate 12 and a polymer material layer such as an epoxy resin layer on the surface of the photo-thermal conversion material layer, or may be an inorganic material layer such as a silicon oxide layer. Methods of forming the sacrificial layer 13 include, but are not limited to, a coating method and a chemical vapor deposition method.
A conductive interconnect layer 14 is then formed over the sacrificial layer 13, resulting in the structure shown in fig. 5. The conductive interconnect layer 14 may be a single metal line layer. In a preferred example, the conductive interconnect layer 14 includes a dielectric layer and a metal line layer disposed within the dielectric layer and on a surface of the dielectric layer, and may further include a conductive post disposed over and electrically connected to the metal line layer. The conductive pillars are, for example, copper pillars. The structure of the conductive interconnect layer 14 is not limited thereto, and is not strictly limited thereto.
Next, the chip 15 is disposed, for example, the chip 15 is adhered to the conductive interconnect layer 14 with a non-functional surface through an adhesive material, so as to obtain a structure as shown in fig. 6, and the functional surface (i.e., the pad surface) of the chip 15 is away from the conductive interconnect layer 14. As an example, the non-functional surface of the chip 15 is formed with an adhesive material layer in advance by a back-bonding process, and the chip 15 is adhered to the conductive interconnect layer 14 by the adhesive material layer. The number of the chips 15 may be single or plural, and when plural, the plural chips 15 may be arranged at intervals on the same plane or stacked one on top of the other. The chip 15 may be various types of active and/or passive devices. In other embodiments, die 15 is soldered to conductive interconnect layer 14, conductive interconnect layer 14 is exposed at a location of conductive interconnect layer 14 corresponding to the soldered die 15, and conductive interconnect layer 14 is electrically connected to die 15 by soldering. After the chip 15 is bonded to the conductive interconnect layer 14, the chip 15 may be underfilled, and the electrical connection between the chip 15 and the conductive interconnect layer 14 is covered with a polymer material such as epoxy, so as to avoid moisture infiltration and contamination. In yet another embodiment, the chip 15 is pre-formed with TSV vias (not shown), through which the pads of the functional side of the chip 15 are connected to its non-functional side. In this manner, electrical connection between the conductive interconnect layer 14 and the re-routing layer 17 formed in a subsequent process step may be directly achieved through TSV vias in the chip 15.
And then plastic packaging is carried out. The plastic layer 16 covering the die 15 and the conductive interconnect layer 14 may be formed, for example, by a combination of one or more of compression molding, transfer molding, liquid encapsulation, vacuum lamination, spin coating, etc., to provide the structure shown in fig. 7, followed by a planarization process, including but not limited to chemical mechanical polishing, to expose the top surface of the die 15, to provide the structure shown in fig. 8.
A re-wiring layer 17 electrically connected to the chip 15 and the conductive interconnect layer 14 is then formed over the molding layer 16, resulting in the structure shown in fig. 9. The rewiring layer 17 may be of a single-layer or multi-layer structure, and is not particularly limited.
Next, an electrical lead-out structure 18 electrically connected to the rewiring layer 17 is formed, for example, by performing a ball-mounting process, resulting in the structure shown in fig. 10.
Next, the structure obtained by completing the fabrication of the electrical lead-out structure 18 is inverted on the carrier plate 19. That is, the entire structure shown in fig. 10 is placed on the carrier 19 with the electrical lead-out structure 18 facing downward, and then the package substrate is removed to expose the sacrificial layer 13, resulting in the structure shown in fig. 11. The carrier 19 includes, but is not limited to, a metal plate, and the structure obtained in the previous step may be fixed on the carrier 19 by means of a fixing member such as a fixing ring. The method of removing the package support substrate 12 may be an etching method, a surface planarization method, or the like. In a preferred example, in the case where the sacrificial layer 13 includes a light-heat conversion material layer, a laser irradiation method may be used in this step, so that the package substrate is peeled from the light-heat conversion layer until the polymer layer such as the epoxy layer in the sacrificial layer 13 is exposed.
Then, a plurality of openings 20 exposing the conductive interconnect layer 14 are formed in the sacrificial layer 13 by using the laser opening method described in any of the foregoing schemes, resulting in the structure shown in fig. 12.
After forming the openings 20, conductive structures (not shown) are formed in the openings 20 that are in electrical contact with the conductive interconnect layer 14. For example, a ball-mounting process may be used to form solder balls (not shown) in the openings that are electrically connected to the conductive interconnect layer 14, a physical vapor deposition process may be used to form conductive pillars (not shown) in the openings 20 that are electrically connected to the conductive interconnect layer 14, or a substrate that has been prepared with a conductive structure may be bonded to the structure shown in fig. 12, and then the carrier 19 may be removed.
The method for manufacturing a semiconductor device according to this embodiment is particularly suitable for wafer level packaging, that is, hundreds of thousands of structures shown in fig. 12 are manufactured on the same wafer at the same time, and then dicing is performed, and the individual structures obtained by dicing are respectively connected to a packaging frame, which is not developed in detail.
In summary, the laser hole opening method provided by the application comprises the following steps: taking n opening positions to be processed and prepared on a substrate as a group, carrying out laser irradiation for a time on a previous opening position, then moving to carry out laser irradiation for b time on a next opening position, and sequentially moving until all opening positions of the group are subjected to laser irradiation for preset times to process through holes with required sizes at all opening positions, wherein the preset times are the total number of laser irradiation required for completing opening at the corresponding opening position, n is an integer greater than or equal to 3, a and b are integers less than the corresponding preset times, the n openings are arranged in a multi-row multi-array, the moving punching process is spiral movement, and the previous opening position is not adjacent to the next opening position. The application can effectively avoid the heat accumulation effect generated by continuous laser irradiation of a single open pore in a short time on the premise of ensuring that the size of the open pore is consistent with that of the pore before optimization, can avoid the defects of open pore deformation, layering of the subsequent process and the like, and is beneficial to improving the production yield. Therefore, the application effectively overcomes various defects in the prior art and has high industrial utilization value.
The above embodiments are merely illustrative of the principles of the present application and its effectiveness, and are not intended to limit the application. Modifications and variations may be made to the above-described embodiments by those skilled in the art without departing from the spirit and scope of the application. Accordingly, it is intended that all equivalent modifications and variations of the application be covered by the claims, which are within the ordinary skill of the art, be within the spirit and scope of the present disclosure.
Claims (9)
1. A laser drilling method, characterized in that the laser drilling method comprises:
taking n opening positions to be processed and prepared on a substrate as a group, carrying out laser irradiation for a time on a previous opening position, then moving to carry out laser irradiation for b time on a next opening position, and sequentially moving until all opening positions of the group are subjected to laser irradiation for preset times to process through holes with required sizes at all opening positions, wherein the preset times are the total number of laser irradiation required for completing opening at the corresponding opening position, n is an integer greater than or equal to 3, a and b are integers less than the corresponding preset times, the n openings are arranged in a multi-row multi-array, the moving punching process is spiral movement, and the previous opening position is not adjacent to the next opening position.
2. The laser drilling method of claim 1, wherein n is 10 or more and each of a and b is one third or less of a corresponding predetermined number of times.
3. The method of claim 1, wherein the openings are the same size, a and b are the same size, and the energy and time of each laser irradiation are the same.
4. A laser drilling method according to claim 3, wherein the energy of each laser irradiation is 0.2W-3W.
5. The laser drilling method of claim 1, wherein the method of moving a laser shots from a previous drilling position to b laser shots from a next drilling position comprises moving the substrate or moving the laser.
6. A laser drilling method according to any one of claims 1 to 5, characterized in that the previously irradiated drilling position is cooled while moving to b laser shots of the next drilling position.
7. The laser drilling method according to claim 6, wherein the method of cooling the previously irradiated drilling position includes a natural cooling method and/or a method of purging with a cooling gas.
8. A method of manufacturing a semiconductor device, comprising the steps of forming an opening in a substrate by the laser opening method according to any one of claims 1 to 7, and then forming a conductive structure in the opening.
9. The method of manufacturing a semiconductor device according to claim 8, wherein the method of manufacturing a semiconductor device is a device packaging method, comprising the steps of:
providing a support substrate;
forming a sacrificial layer on a support substrate;
forming a conductive interconnection layer on the sacrificial layer;
disposing a chip on the conductive interconnect layer;
forming a plastic sealing layer for coating the chip;
forming a rewiring layer on the surface of the chip, wherein the rewiring layer is electrically connected with the chip and the conductive interconnection layer;
forming an electrical lead-out structure on the rewiring layer;
removing the support substrate to expose the sacrificial layer;
preparing a plurality of openings exposing the conductive interconnection layer in the sacrificial layer by using the laser opening method according to any one of claims 1 to 7;
a conductive structure is formed in the opening in electrical contact with the conductive interconnect layer.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202310854604.1A CN116586789A (en) | 2023-07-13 | 2023-07-13 | Laser perforating method and preparation method of semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202310854604.1A CN116586789A (en) | 2023-07-13 | 2023-07-13 | Laser perforating method and preparation method of semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
CN116586789A true CN116586789A (en) | 2023-08-15 |
Family
ID=87594056
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202310854604.1A Pending CN116586789A (en) | 2023-07-13 | 2023-07-13 | Laser perforating method and preparation method of semiconductor device |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN116586789A (en) |
Citations (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1857843A (en) * | 2006-04-21 | 2006-11-08 | 江苏大学 | Laser surface micro molding process |
CN102814591A (en) * | 2012-05-23 | 2012-12-12 | 苏州德龙激光有限公司 | Laser processing method and laser processing equipment |
CN103215411A (en) * | 2013-02-06 | 2013-07-24 | 武汉新瑞达激光工程有限责任公司 | Laser quenching method and device |
CN103521920A (en) * | 2013-10-16 | 2014-01-22 | 江苏大学 | Laser processing device and method without blowing auxiliary gas |
JP2016009810A (en) * | 2014-06-26 | 2016-01-18 | 日本特殊陶業株式会社 | Wiring board manufacturing method |
CN209804637U (en) * | 2019-06-04 | 2019-12-17 | 中芯长电半导体(江阴)有限公司 | Semiconductor packaging structure |
CN110977174A (en) * | 2019-11-15 | 2020-04-10 | 江苏大学 | Pulse laser high-speed same-point interval multiple processing system and processing method |
CN111872548A (en) * | 2020-07-30 | 2020-11-03 | 中国科学院宁波材料技术与工程研究所 | Laser processing device with controllable light beam incident angle and laser processing method |
KR20210065269A (en) * | 2019-11-26 | 2021-06-04 | 세메스 주식회사 | Laser beam irradiation apparatus, substrate processing system including same, substrate processing method |
US20210308800A1 (en) * | 2018-12-03 | 2021-10-07 | Mitsubishi Electric Corporation | Laser processing method and laser processing apparatus |
CN113510393A (en) * | 2020-04-10 | 2021-10-19 | 大族激光科技产业集团股份有限公司 | Method for laser drilling ceramic workpiece |
CN114582731A (en) * | 2022-05-05 | 2022-06-03 | 华进半导体封装先导技术研发中心有限公司 | Lower packaging body structure of stacked package and forming method thereof |
CN114864554A (en) * | 2022-06-07 | 2022-08-05 | 华进半导体封装先导技术研发中心有限公司 | Multi-chip wafer level packaging structure and forming method thereof |
CN115425122A (en) * | 2022-09-15 | 2022-12-02 | 惠科股份有限公司 | LED chip mass transfer method and display panel |
-
2023
- 2023-07-13 CN CN202310854604.1A patent/CN116586789A/en active Pending
Patent Citations (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1857843A (en) * | 2006-04-21 | 2006-11-08 | 江苏大学 | Laser surface micro molding process |
CN102814591A (en) * | 2012-05-23 | 2012-12-12 | 苏州德龙激光有限公司 | Laser processing method and laser processing equipment |
CN103215411A (en) * | 2013-02-06 | 2013-07-24 | 武汉新瑞达激光工程有限责任公司 | Laser quenching method and device |
CN103521920A (en) * | 2013-10-16 | 2014-01-22 | 江苏大学 | Laser processing device and method without blowing auxiliary gas |
JP2016009810A (en) * | 2014-06-26 | 2016-01-18 | 日本特殊陶業株式会社 | Wiring board manufacturing method |
US20210308800A1 (en) * | 2018-12-03 | 2021-10-07 | Mitsubishi Electric Corporation | Laser processing method and laser processing apparatus |
CN209804637U (en) * | 2019-06-04 | 2019-12-17 | 中芯长电半导体(江阴)有限公司 | Semiconductor packaging structure |
CN110977174A (en) * | 2019-11-15 | 2020-04-10 | 江苏大学 | Pulse laser high-speed same-point interval multiple processing system and processing method |
KR20210065269A (en) * | 2019-11-26 | 2021-06-04 | 세메스 주식회사 | Laser beam irradiation apparatus, substrate processing system including same, substrate processing method |
CN113510393A (en) * | 2020-04-10 | 2021-10-19 | 大族激光科技产业集团股份有限公司 | Method for laser drilling ceramic workpiece |
CN111872548A (en) * | 2020-07-30 | 2020-11-03 | 中国科学院宁波材料技术与工程研究所 | Laser processing device with controllable light beam incident angle and laser processing method |
CN114582731A (en) * | 2022-05-05 | 2022-06-03 | 华进半导体封装先导技术研发中心有限公司 | Lower packaging body structure of stacked package and forming method thereof |
CN114864554A (en) * | 2022-06-07 | 2022-08-05 | 华进半导体封装先导技术研发中心有限公司 | Multi-chip wafer level packaging structure and forming method thereof |
CN115425122A (en) * | 2022-09-15 | 2022-12-02 | 惠科股份有限公司 | LED chip mass transfer method and display panel |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11393770B2 (en) | Semiconductor device and method of manufacture | |
US9449948B2 (en) | Chip support substrate, chip support method, three-dimensional integrated circuit, assembly device, and fabrication method of three-dimensional integrated circuit | |
CN110610905B (en) | Integrated fan-out package and method of making same | |
US10978405B1 (en) | Integrated fan-out package | |
US10325881B2 (en) | Vertical semiconductor device having a stacked die block | |
KR102494920B1 (en) | Semiconductor package | |
TW202137479A (en) | Method of manufacturing a package-on-package type semiconductor package | |
US11551999B2 (en) | Memory device and manufacturing method thereof | |
KR20220050121A (en) | Warpage control of packages using embedded core frame | |
CN111554648B (en) | Die package and method of forming a die package | |
US20180342483A1 (en) | Angled die semiconductor device | |
CN116586789A (en) | Laser perforating method and preparation method of semiconductor device | |
US20230052776A1 (en) | Manufacturing method of semiconductor package | |
US10283377B1 (en) | Integrated fan-out package and manufacturing method thereof | |
US11552038B2 (en) | Semiconductor package and method of manufacturing the semiconductor package | |
US11594479B2 (en) | Semiconductor structure and manufacturing method thereof | |
US11984374B2 (en) | Warpage control of packages using embedded core frame | |
US20240030157A1 (en) | Semiconductor package and methods of fabricating a semiconductor package | |
CN220155524U (en) | Semiconductor structure | |
Lau et al. | Fan-Out Wafer/Panel-Level Packaging | |
CN118039587A (en) | Die package and method of forming a die package |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination |