CN116561025A - Extensible system and control method - Google Patents

Extensible system and control method Download PDF

Info

Publication number
CN116561025A
CN116561025A CN202310253098.0A CN202310253098A CN116561025A CN 116561025 A CN116561025 A CN 116561025A CN 202310253098 A CN202310253098 A CN 202310253098A CN 116561025 A CN116561025 A CN 116561025A
Authority
CN
China
Prior art keywords
unit
signal
sub
selector
flash
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202310253098.0A
Other languages
Chinese (zh)
Inventor
李海军
徐浩然
许月
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Ehiway Microelectronic Science And Technology Suzhou Co ltd
Original Assignee
Ehiway Microelectronic Science And Technology Suzhou Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ehiway Microelectronic Science And Technology Suzhou Co ltd filed Critical Ehiway Microelectronic Science And Technology Suzhou Co ltd
Priority to CN202310253098.0A priority Critical patent/CN116561025A/en
Publication of CN116561025A publication Critical patent/CN116561025A/en
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/124—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Information Transfer Systems (AREA)

Abstract

The present invention provides an expandable system comprising: at least two sub-modules, the sub-modules comprising: the device comprises a selection signal processing interface unit, two selector units, at least one flash controller unit, a flash unit corresponding to the flash controller unit and an external circuit. The extensible system is convenient for users to increase the number of submodules in the system according to actual needs and realizes the purpose of controlling any submodule in the system by only receiving an input signal through one submodule, achieves the purpose of increasing functions in the submodule through the extensible number of flash units and the flash controller units, greatly improves the flexibility of system application, and is more in line with the situation of actual application diversification. The control method of the invention has corresponding advantages.

Description

Extensible system and control method
Technical Field
The invention belongs to the field of hardware design, and particularly relates to an extensible system and a control method thereof.
Background
With the forward development of production and life, the demands of people on the magnitude and the richness of the hardware functions are higher and higher, and the updating speed of the hardware demands is also accelerated. And storing the code stream information in a flash, and loading the code stream to a programmable device for configuration through the flash. In general, code stream data is programmed to a flash through an interface. However, in some cases, there are multiple flash interfaces, but there are no multiple interfaces, or the flash interfaces are far away from the interfaces, and remote operation is required.
Because of the limitations of the existing hardware structure and construction method, when the size and the functions of hardware are required to be expanded, the connection between each module and each module is often required to be redesigned. The existing hardware wiring design mostly adopts the design that four data lines of clock, control, input and output are respectively connected with each module through external lines, and the problem of complex external wiring exists.
Therefore, development of an expansion module, a system and a corresponding control method are needed at present, the number of the sub-modules is convenient to increase, the number of flash units in the sub-modules can be increased, and meanwhile, external wiring of the sub-modules is further reduced, so that application and technical development of communication equipment are further promoted.
Disclosure of Invention
The invention provides an extensible system for solving all or part of the problems in the prior art, which can expand the number of sub-modules in the system, the number of flash units in the sub-modules and simplify the wiring outside the sub-modules. The invention also provides a corresponding control method for controlling the expandable system.
The invention provides an expandable system, which comprises at least two sub-modules. The submodule comprises a control signal processing interface unit, a first selector unit, a second selector unit, a flash unit and a flash controller unit; the submodule inputs and outputs signals through the control signal processing interface unit, wherein the signals comprise data input signals, and the data input signals comprise an original code stream file, address information and an addressing mode. The flash controller unit is arranged corresponding to the flash unit and is used for controlling the corresponding flash unit. Defining a submodule for receiving an external data input signal as a first submodule, and outputting a signal to the submodule outside the expandable system as a second submodule; the first submodule outputs signals to the next submodule through the control signal processing interface unit, and the second submodule receives signals output by the previous submodule through the control signal processing interface unit. The output end of the control signal processing interface unit is connected with the first selector unit and the second selector. The output end of the first selector unit is respectively in communication connection with the input end of the second selector unit and the input end of the flash controller unit. The flash controller unit is connected with the flash unit, and the flash controller unit is in communication interaction with the flash unit. The second selector unit is respectively in communication connection with the control signal processing interface unit and the flash controller unit, and the system simplifies external wiring of the system by the mode that the sub-modules are connected in pairs.
The signals also include control signals and clock signals, which are received by all of the sub-modules simultaneously.
The control signal processing interface unit analyzes the received data input signal and the control signal to obtain a selection signal, and communicates with the first selector unit and the second selector unit based on the selection signal.
The first selector unit controls the transmission direction of the output signal of the first selector unit according to the selection signal; the second selector unit selects the direction of the received signal according to the selection signal, which has the advantages of simplifying the signal transmission path, enabling the signal transmission to be more efficient, and controlling the direction of the received signal selected by the second selector unit can effectively filter the signal interference from the non-target line and improve the signal transmission quality.
The flash unit analyzes the output signal of the first selector unit, and outputs an instruction obtained by analysis to the flash unit to control the flash unit to execute the operation recorded in the output signal of the first selector unit; the input signal comprises a code stream configuration signal; the code stream configuration signal is used for programming the flash; the controller receives the signal output by the first selector unit and analyzes the signal to obtain a defined instruction; the defined instruction is used for controlling the command of the flash. The defined command generally comprises various commands consisting of an operation command of the flash, a clock signal SCK, a data signal SI and a chip select signal CS, so as to control the flash. For example, the rate of transmission is determined by the clock signal SCK, SI is data input, SO is data output.
At least two flash controller units and corresponding flash units are arranged in each sub-module; the first selector unit outputs signals to the corresponding flash controller unit based on the address information; the method has the advantages that the sub-module achieves the purpose of increasing functions in a single sub-module by increasing the number of the flash units and the corresponding flash controller units in the sub-module, and the address information ensures that signals are accurately output to the target flash controller units.
A third sub-module is arranged between the first sub-module and the second sub-module, and the third sub-module is communicated with the adjacent sub-modules through a control signal processing interface unit, so that the system has the advantages that the system uses the third sub-modules with the same structure and the number of the sub-modules in the system is expanded through a completely consistent connection mode, and the number of the sub-modules participating in the work in the system is increased.
The invention also provides a control method based on the extensible system, which comprises the following steps: the current submodule is marked as an ith submodule, i is more than or equal to 1, and i is less than or equal to n; initializing i=1; the traversal is carried out, and the method comprises the following steps of S1: the control signal processing interface unit receives a control signal and a data input signal, and processes the data input signal and the control signal acquisition selection signal; the control signal processing interface unit judges the control signal, if the control signal is data, the step S2 is executed, and if the control signal is an instruction, the step S3 is executed; step S2: the control signal processing interface unit outputs an input signal and the selection signal to the first selector unit, outputs the selection signal to the second selector unit, and executes step S4; step S3: the control signal processing interface unit outputs the selection signals to the first selector unit and the second selector unit, and step S4 is executed; step S4: the first selector unit and the second selector unit judge whether the selection signal is a first predefined signal, if yes, the step S5 is executed, and if not, the step S6 is executed; step S5: the first selector unit outputs signals to the flash controller unit, the second selector unit receives the output signals from the flash controller unit, and step S7 is executed; step S6: the first selector unit outputs a signal to a second selector unit, the second selector unit receives the signal from the first selector unit, and step S8 is performed; step S7: if the signal output by the first selector unit contains the input signal, the flash controller unit analyzes the input signal, controls the flash unit to execute operation based on the input signal and ends traversal; if the output signal of the first selector unit does not contain the input signal, the subsequent signals enter the flash controller unit until the signal containing the input signal enters the flash controller unit, the flash controller unit analyzes the input signal, controls the flash unit to execute operation based on the input signal and ends traversal; step S8: the second selector unit outputs a signal to the control signal processing interface unit, and the control signal processing interface unit outputs a signal to the (i+1) th submodule; if i=n, the traversal is ended, and if i=i+1, the traversal is continued. When the operation is read-back, the flash unit outputs a return signal to the flash controller unit after executing the corresponding operation, the return signal is output to the next sub-module through the second selector unit and the control signal processing interface unit, and if the current sub-module is the second sub-module, the return signal is output to the outside of the system. According to the control method, the data input signals are output to any sub-module in the first sub-module control system, remote control of the sub-modules is achieved, the control method simplifies the path traversed by the signals in a mode of determining the subsequent signal transmission direction through selecting the signals, namely, the data input signals do not need to traverse each flash controller unit and each flash unit to directly reach the target flash unit in the module sub-module, the traversing process is simplified, the system efficiency is improved, and the second selector unit is used for selectively receiving the signals from the first selector unit or the signals from the flash controller unit and is used for shielding signal interference from unnecessary circuits to improve the signal transmission precision.
The control method further comprises a coding rule of a predefined signal, the selection signal being a signal based on the coding rule, which has the advantage that the usable range of the signal is enlarged by the use of the predefined signal, while the use can enhance the functionality of the selection signal by parsing the selection signal to obtain information.
The signals enter and exit the interfaces of the submodules according to a first-in first-out rule.
Compared with the prior art, the invention has the remarkable advantages that:
the expandable system and the control method can realize the internal transmission of the data input signals through the submodules, and omit the complex wiring required by external data input signals, so that the number of external bus lines is reduced to the greatest extent, the external wiring is simplified, and a feasible scheme is provided for further optimizing the chip area utilization rate and improving the working performance; the target controller is searched through address information in the data input signal and the predefined signal is used for controlling the signal transmission, so that the expansion of the internal functional modules of the submodule is realized. The number and the functions of the submodules in the system are expandable, the flexibility is good, and the actual requirements in diversified application scenes are met.
Drawings
Fig. 1 is a schematic diagram of an expandable system according to an embodiment of the present invention.
Fig. 2 is a schematic diagram of an extensible system traversal method according to an embodiment of the invention.
Fig. 3 is a schematic flow chart of an expandable system in an embodiment of the invention.
Detailed Description
The following description of the embodiments of the present invention will be made clearly and completely with reference to the accompanying drawings, in which it is apparent that the embodiments described are only some embodiments of the present invention, but not all embodiments. All other embodiments, which can be made by those skilled in the art based on the embodiments of the invention without making any inventive effort, are intended to be within the scope of the invention.
The technical problems solved by this embodiment at least include:
1. how to further simplify the external wiring of the system;
2. how to effectively expand the number of sub-modules in the system;
3. how to realize the expansion of the number of functional modules in the submodule according to the actual application needs.
For ease of illustration, this embodiment shows an expandable system, see FIG. 1, that may include more or fewer sub-modules than shown in FIG. 1, or other specific devices. The scalable system shown in the embodiment includes three sub-modules: the system comprises a sub-module 1, a sub-module 2 and a sub-module 3, wherein the three sub-modules are sequentially arranged in a queue, the sub-module 1 is a first sub-module, the sub-module 2 is a third sub-module, the sub-module 3 is a second sub-module, the first sub-module refers to a sub-module which is currently arranged at the head of an expandable system queue and receives an external input signal of the system, the second sub-module is a sub-module which is currently arranged at the tail of the expandable system queue and outputs a signal to the outside of the system, and the third sub-module is the rest sub-module which is currently positioned at the middle of the expandable system queue. In other embodiments, more than three sub-modules may be used, and the added sub-module is added from the tail of the sub-module queue, and the sub-module at the tail of the queue after the sub-module is added is the second sub-module. In this embodiment, there are three signal input lines outside the scalable system: the CK clock signal line, the CS control signal line, and the DI input signal line are respectively connected to the control signal processing interface units of the submodule 1, the submodule 2, and the submodule 3, and simultaneously transmit a clock signal and a control signal to the three control signal processing interface units, the DI input signal line is connected to the control signal processing interface unit of the submodule 1, and the DI input signal in this embodiment is a data input signal, including an original code stream file, address information, an addressing mode, and the like, and enters the system from the control signal processing interface unit of the submodule 1. Taking sub-module 1 as an example: the control signal processing interface unit is arranged outside the submodule, the control signal processing interface unit is provided with two output ends and two input ends, the two input ends are respectively a first input end and a second input end, the first input end receives signals transmitted by a signal input line outside the expandable system, the second input end receives signals from a second selector unit in the submodule 1 (in the embodiment, all selector units are single selectors), the two output ends are respectively a first output end and a second output end, the first output end outputs signals to a first selector unit and a second selector unit in the submodule 1, the second output end outputs signals to the control signal processing interface unit of the submodule 2, a device connected with the control signal processing interface unit of the submodule 1 is provided with the first selector unit of the submodule 1 and the second selector unit of the submodule 1, the first selector unit of the submodule 1 can output signals to the second selector unit of the submodule 1, the first selector unit and the second selector unit of the submodule 1 are respectively connected with the controller unit of the submodule 1, namely the controller unit of the flash 1 is mutually connected with the controller unit of the submodule 1, and the controller unit of the flash 1 is mutually connected with the controller unit of the submodule 1; in the submodule 2, the control signal processing interface unit of the submodule 2 receives the DO output signal output by the control signal processing interface unit of the upper submodule, namely the submodule 1, and does not receive the DI data input signal from the outside of the extensible system any more; in the sub-module 3, the control signal processing interface unit receives the DO output signal outputted from the control signal processing interface unit of the sub-module 2 and no longer receives the DI data input signal from the outside of the scalable system, and the control signal processing interface unit of the sub-module 3 outputs the DO output signal to the outside of the scalable system and no longer outputs the DO output signal to the control signal processing interface unit of the next sub-module.
Fig. 2 illustrates a traversal method of the scalable system in this embodiment, where the traversal method is: marking the current sub-module as an ith sub-module in the traversal process, wherein the value of i is more than or equal to 1 and less than or equal to the total number n of sub-modules in the extensible system, and initializing the value of i to 1 before the traversal is started; step S1: the control signal processing interface unit of the ith sub-module receives an input signal (when i=1, the input signal is a data input signal outside the expandable system, and when i is more than 1, the input signal is an output signal output by the ith-1 sub-module), and the control signal processing interface unit of the ith sub-module processes the control signal and the input signal to obtain a selection signal; the control signal processing interface unit of the ith sub-module judges a control signal, if the control signal is data, the step S2 is executed, and if the control signal is an instruction, the step S3 is executed; step S2: the control signal processing interface unit of the ith sub-module outputs the input signal received by the control signal processing interface of the current sub-module and the acquired selection signal to the first selector unit of the ith sub-module, and outputs the selection signal to the second selector unit, and step S4 is executed; step S3: the control signal processing interface unit of the ith sub-module outputs selection signals to the first selector unit and the second selector unit of the ith sub-module, and step S4 is executed; step S4: the first selector unit of the ith sub-module judges whether the selection signal is a first predefined signal, if so, the step S5 is executed, and if not, the step S6 is executed; step S5: the first selector unit of the i-th sub-module outputs signals to the specific flash controller unit of the sub-module (the method for selecting the specific flash controller unit is that the current first selector unit selects the corresponding flash controller unit according to the address information in the output signals of the current sub-module control signal processing interface unit), and the second selector unit of the i-th sub-module receives signals from the flash controller unit; executing step S7; step S6: the first selector unit of the ith sub-module outputs a signal to the second selector unit of the ith sub-module, and the second selector unit of the ith sub-module receives the signal from the first selector unit, and step S8 is executed; step S7: if the signal output by the first selector unit of the ith sub-module contains an input signal, the flash controller unit of the ith sub-module analyzes the input signal, controls the flash unit to execute operation based on the input signal and ends traversal; if the output signal of the first selector unit of the ith sub-module does not contain the input signal, the fixed signal transmission path receives the data input signal until the input signal enters the flash controller unit of the current sub-module, and controls the flash unit to execute corresponding operation and finish traversing; step S8: the second selector unit of the ith sub-module outputs a signal to the control signal processing interface unit of the ith sub-module, and the control signal processing interface unit of the ith sub-module outputs the signal from the second output end; if i=n, finishing the traversal, and if i=i+1, continuing the traversal;
fig. 3 illustrates a schematic diagram of an extensible system flow, with reference to fig. 1 in combination. In this embodiment, an example flow of a control method for controlling flash in different sub-modules includes:
taking flash_1 in the control submodule 1 as an example:
when the control signal is an instruction:
s101: converting an original code stream psk file according to a Flash protocol, for example, adding information such as a data storage address, an addressing mode and the like to obtain a flash_psk file, adding the flash_psk file into DI input signals, inputting three groups of DI input signals to a control signal processing interface unit of a sub-module 1 in sequence, outputting CS control signals and CK clock signals to each sub-module, and taking the output CS control signals as instructions;
s102: the control signal processing interface unit of the sub-module 1 processes the received first DI input signal in combination with a control signal, for example, increases a data storage address and an addressing mode, and analyzes the first DI input signal to obtain a selection signal, where the obtained selection signal is a second predefined signal, in this embodiment, a signal 6' b101000;
s103: because the control signal received by the sub-module 1 is an instruction, the control signal processing interface unit of the sub-module 1 outputs selection signals to the first selector unit and the second selector unit;
s104: the first selector unit and the second selector unit of the sub-module 1 receive the selection signal and determine whether the selection signal is a first predefined signal, which in the present embodiment is 6' b111111, the result is no in the example case;
s105: the first selector unit of the submodule 1 communicates the output end of the selector with the flash controller unit, and the second selector unit of the submodule 1 communicates the input end of the selector with the flash controller unit;
s106: the signal enters the flash controller unit, the flash controller unit does not receive the DI input signal, the data transmission path is solidified, and the subsequent signal sequentially enters the flash controller unit according to the signal transmission path until the flow is ended.
When the control signal is data:
s111: converting an original code stream psk file according to a Flash protocol, for example, adding information such as a data storage address, an addressing mode and the like to obtain a flash_psk file, adding the flash_psk file into DI input signals, inputting three groups of DI input signals to a control signal processing interface unit of a sub-module 1 in sequence, outputting CS control signals and CK clock signals to each sub-module, and outputting the CS control signals as data;
s112: the control signal processing interface unit of the sub-module 1 processes the received first DI input signal based on the control signal, for example, adding a data storage address and an addressing mode, and analyzes to obtain a selection signal, where the obtained selection signal is a second predefined signal, in this embodiment, 6' b101000;
s113: because the control signal received by the sub-module 1 is data, the control signal processing interface unit of the sub-module 1 outputs the processed DI input signal to the first selector unit and outputs the selection signal to the first selector unit and the second selector unit;
s114: the first selector unit and the second selector unit receive the selection signal and determine whether the selection signal is a first predefined signal, where the first predefined signal is customized by a user according to actual application needs, in this embodiment, 6' b111111, and in the example case, the result is no;
s115: the first selector unit of the submodule 1 communicates the output end of the selector with the flash controller unit, and the second selector unit of the submodule 1 communicates the input end of the selector with the flash controller unit;
s116: the DI input signal enters the flash controller unit, and the control signal is data at the moment, so the flash controller unit receives the DI input signal;
s117: the flash controller unit analyzes the DI input signal, controls the corresponding flash_1 to realize corresponding functions, such as operations of programming, erasing and the like, and the flow is ended.
Taking flash_2 in the control submodule 2 as an example:
when the control signal is data:
s201: converting an original code stream psk file according to a Flash protocol, for example, adding information such as a data storage address, an addressing mode and the like to obtain a flash_psk file, adding the flash_psk file into DI input signals, inputting three groups of DI input signals to a control signal processing interface unit of a sub-module 1 in sequence, outputting CS control signals and CK clock signals to each sub-module, and outputting the CS control signals as data;
s202: the control signal processing interface unit of the sub-module 1 processes the received first DI input signal based on the control signal, for example, increases the data storage address and the addressing mode, and parses the obtained selection signal to obtain a first predefined signal, namely, 6' b111111;
s203: because the control signal received by the sub-module 1 is data, the control signal processing interface unit of the sub-module 1 outputs a selection signal and a DI input signal to the first selector unit and outputs a selection signal to the second selector unit;
s204: the first selector unit and the second selector unit receive the selection signal and determine whether the selection signal is a first predefined signal, which in this embodiment is 6' b111111, the result being yes in the example case;
s205: the first selector unit of the sub-module 1 communicates the output end of the selector with the second selector unit, the second selector unit selects to receive the signal from the first selector unit, the first selector unit outputs the signal to the second selector unit, the second selector unit outputs the signal to the control signal processing interface unit of the sub-module 1, and the control signal processing interface unit of the sub-module 1 outputs the signal to the signal processing interface unit of the sub-module 2;
s206: the signal processing interface unit of the sub-module 2 receives the DI input signal from the sub-module 1, and the control signal processing interface unit of the sub-module 2 analyzes the transmitted second DI data input signal in combination with the control signal to obtain a selection signal, wherein the selection signal is a second predefined signal, namely a signal 6' b101000;
s207: because the control signal received by the sub-module 2 is data, the control signal processing interface unit of the sub-module 2 outputs a selection signal and a DI input signal to the first selector unit and outputs a selection signal to the second selector unit;
s208: the first selector unit receives the selection signal and determines whether the selection signal is a first predefined signal, signal 6' b111111, in the example case the result is no;
s209: the first selector unit of the submodule 2 communicates the output end of the selector with the flash controller unit, and the second selector unit of the submodule 2 communicates the input end of the selector with the flash controller unit;
s210, enabling the DI input signal to enter a flash controller unit, wherein the DI input signal is received by the flash controller unit because the control signal is data at the moment;
s211: the flash controller unit analyzes the DI input signal, controls the corresponding flash_2 to realize corresponding functions, such as operations of programming, erasing and the like, and the flow is ended.
Take flash_3 in control submodule 3 as an example:
when the control signal is data:
s301: converting an original code stream psk file according to a Flash protocol, for example, adding information such as a data storage address, an addressing mode and the like to obtain a flash_psk file, adding the flash_psk file into DI input signals, inputting three groups of DI input signals to a control signal processing interface unit of a sub-module 1 in sequence, outputting CS control signals and CK clock signals to each sub-module, and outputting the CS control signals as data;
s302: the control signal processing interface unit of the sub-module 1 processes the received first DI input signal in combination with a control signal, for example, adds a data storage address and an addressing mode, and analyzes the first DI input signal to obtain a selection signal, wherein the obtained selection signal is a first predefined signal, namely 6' b111111;
s303: because the control signal received by the sub-module 1 is data, the control signal processing interface unit of the sub-module 1 outputs a selection signal and a DI input signal to the first selector unit and outputs a selection signal to the second selector unit;
s304: the first selector unit receives the selection signal and determines whether the selection signal is a first predefined signal, which in this embodiment is 6' b111111, the result being yes in the example case;
s305: the first selector unit of the sub-module 1 communicates the output end of the selector with the second selector unit, the second selector unit selects to receive the signal from the first selector unit, the first selector unit outputs the signal to the second selector unit, the second selector unit outputs the signal to the control signal processing interface unit of the sub-module 1, and the control signal processing interface unit of the sub-module 1 outputs the signal to the signal processing interface unit of the sub-module 2;
s306: the signal processing interface unit of the sub-module 2 receives the DI input signal from the sub-module 1, and the control signal processing interface unit of the sub-module 2 analyzes the combination control signal of the second DI data input signal to obtain a selection signal, wherein the selection signal is a first predefined signal, namely a signal 6' b111111;
s307: because the control signal received by the sub-module 2 is data, the control signal processing interface unit of the sub-module 2 outputs a selection signal and a DI input signal to the first selector unit and outputs a selection signal to the second selector unit;
s308: the first selector unit receives the selection signal and determines whether the selection signal is a first predefined signal, signal 6' b111111, in the example case yes;
s309: the first selector unit of the sub-module 2 communicates the output end of the selector with the second selector unit, the second selector unit selects to receive the signal from the first selector unit, the first selector unit outputs the signal to the second selector unit, the second selector unit outputs the signal to the control signal processing interface unit of the sub-module 2, and the control signal processing interface unit of the sub-module 2 outputs the signal to the signal processing interface unit of the sub-module 3;
s310: the signal processing interface unit of the sub-module 3 receives the DI input signal from the sub-module 2, and the control signal processing interface unit of the sub-module 3 parses the third DI data input signal sent in combination with the control signal to obtain a selection signal, where the selection signal is a second predefined signal, and the second predefined signal can be customized by a user, and in this embodiment is 6' b101000;
s311: because the control signal received by the sub-module 3 is data, the control signal processing interface unit of the sub-module 3 outputs a selection signal and a DI input signal to the first selector unit and outputs a selection signal to the second selector unit;
s312: the first selector unit receives the selection signal and determines whether the selection signal is a first predefined signal, signal 6' b111111, in the example case the result is no;
s313: the first selector unit of the sub-module 3 communicates the output end of the selector with the flash controller unit, and the second selector unit selectively receives signals from the flash controller unit;
s314, enabling the DI input signal to enter a flash controller unit, wherein the DI input signal is received by the flash controller unit because the control signal is data at the moment;
s315: the flash controller unit analyzes the DI input signal, controls the corresponding flash_3 to realize corresponding functions, such as operations of programming, erasing and the like, and the flow is ended.
It can be seen that the expandable system and the control method of the corresponding example provided in this embodiment can achieve the purposes of minimizing and simplifying external wiring, further improving the utilization rate of chip space and improving performance, and can achieve the purposes of expanding the number of sub-modules in the system and expanding functional modules in the sub-modules.
Although the invention has been described with respect to the preferred embodiments, it will be understood by those skilled in the art that various changes and modifications may be made without departing from the spirit and scope of the invention, and it is intended that the invention be limited only by the claims appended hereto.

Claims (10)

1. An expandable system, characterized by: comprises at least two sub-modules;
the submodule comprises a control signal processing interface unit, a first selector unit, a second selector unit, a flash unit and a flash controller unit;
the submodule inputs and outputs signals through the control signal processing interface unit, wherein the signals comprise data input signals, and the data input signals comprise an original code stream file, address information and an addressing mode;
the flash controller unit is arranged corresponding to the flash unit and is used for controlling the corresponding flash unit;
defining a submodule for receiving an external data input signal as a first submodule, and outputting a signal to the submodule outside the expandable system as a second submodule; the first submodule outputs signals to the next submodule through the control signal processing interface unit, and the second submodule receives signals output by the previous submodule through the control signal processing interface unit;
the output end of the control signal processing interface unit is connected with the first selector unit and the second selector;
the output end of the first selector unit is respectively in communication connection with the input end of the second selector unit and the input end of the flash controller unit;
the flash controller unit is connected with the flash unit and is in communication interaction with the flash unit;
the second selector unit is respectively in communication connection with the control signal processing interface unit and the flash controller unit.
2. An expandable system in accordance with claim 1, wherein:
the signals also include control signals and clock signals, which are received by all of the sub-modules simultaneously.
3. An expandable system in accordance with claim 1, wherein:
the control signal processing interface unit analyzes the received data input signal and the control signal to obtain a selection signal, and communicates with the first selector unit and the second selector unit based on the selection signal.
4. An expandable system in accordance with claim 1, wherein:
the first selector unit controls the transmission direction of the output signal of the first selector unit according to the selection signal; the second selector unit selects a direction of a reception signal according to the selection signal.
5. An expandable system in accordance with claim 1, wherein:
the flash unit analyzes the output signal of the first selector unit, and outputs an instruction obtained through analysis to the flash unit to control the flash unit to execute the operation recorded in the output signal of the first selector unit.
6. An expandable system according to any of claims 1 to 5, wherein:
at least two flash controller units and corresponding flash units are arranged in each sub-module;
the first selector unit outputs a signal to the corresponding flash controller unit based on the address information.
7. An expandable system in accordance with claim 6, wherein:
a third sub-module is arranged between the first sub-module and the second sub-module, and the third sub-module is communicated with the adjacent sub-modules through the control signal processing interface unit.
8. A control method based on the expandable system according to any one of claims 1 to 6, characterized in that: the current submodule is marked as an ith submodule, i is more than or equal to 1, and i is less than or equal to n;
initializing i=1; traversing, including:
s1: the control signal processing interface unit receives a control signal and a data input signal, and processes the data input signal and the control signal acquisition selection signal; the control signal processing interface unit judges the control signal, if the control signal is data, the step S2 is executed, and if the control signal is an instruction, the step S3 is executed;
s2: the control signal processing interface unit outputs an input signal and the selection signal to the first selector unit, outputs the selection signal to the second selector unit, and executes step S4;
s3: the control signal processing interface unit outputs the selection signals to the first selector unit and the second selector unit, and step S4 is executed;
s4: the first selector unit and the second selector unit judge whether the selection signal is a first predefined signal, if yes, the step S5 is executed, and if not, the step S6 is executed;
s5: the first selector unit outputs signals to the flash controller unit, the second selector unit receives the output signals from the flash controller unit, and step S7 is executed;
s6: the first selector unit outputs a signal to a second selector unit, the second selector unit receives the signal from the first selector unit, and step S8 is performed;
s7: if the signal output by the first selector unit contains the input signal, the flash controller unit analyzes the input signal, controls the flash unit to execute operation based on the input signal and ends traversal; if the output signal of the first selector unit does not contain the input signal, the subsequent signals enter the flash controller unit until the signal containing the input signal enters the flash controller unit, the flash controller unit analyzes the input signal, controls the flash unit to execute operation based on the input signal and ends traversal;
s8: the second selector unit outputs a signal to the control signal processing interface unit, and the control signal processing interface unit outputs a signal to the (i+1) th submodule;
if i=n, the traversal is ended, and if i=i+1, the traversal is continued.
9. The control method of an expandable system according to claim 8, wherein:
also included is a coding rule for a predefined signal, the selection signal being a signal based on the coding rule.
10. The control method of an expandable system according to claim 8, wherein:
the data input signal enters and exits the sub-module according to a first-in first-out rule.
CN202310253098.0A 2023-03-16 2023-03-16 Extensible system and control method Pending CN116561025A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202310253098.0A CN116561025A (en) 2023-03-16 2023-03-16 Extensible system and control method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202310253098.0A CN116561025A (en) 2023-03-16 2023-03-16 Extensible system and control method

Publications (1)

Publication Number Publication Date
CN116561025A true CN116561025A (en) 2023-08-08

Family

ID=87497220

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202310253098.0A Pending CN116561025A (en) 2023-03-16 2023-03-16 Extensible system and control method

Country Status (1)

Country Link
CN (1) CN116561025A (en)

Similar Documents

Publication Publication Date Title
CN110390384B (en) Configurable general convolutional neural network accelerator
JP4662723B2 (en) Method and system for assigning multiple sources to multiple channels
US20120221747A1 (en) Method for reordering the request queue of a hardware accelerator
CN105786736A (en) Method, chip and device for multi-chip cascading
CN107993651A (en) A kind of audio recognition method, device, electronic equipment and storage medium
CN117236253B (en) FPGA wiring method and device, computer equipment and storage medium
JP4817834B2 (en) Interrupt control device and interrupt control method
CN116561025A (en) Extensible system and control method
CN111767121A (en) Operation method, device and related product
US20050246667A1 (en) Bus structure, database and method of designing interface
CN112181356B (en) Design method and device of configurable MIMO FIFO
CN110825667B (en) Design method and structure of low-speed IO device controller
US6449763B1 (en) High-level synthesis apparatus, high level synthesis method, and recording medium carrying a program for implementing the same
JP4192171B2 (en) Memory access method and memory access device
EP1701251A1 (en) Reconfigurable circuit and configuration switching method
JP5951025B2 (en) I / O response control setting device
CN107077381A (en) Asynchronous instruction performs device and method
US6948030B1 (en) FIFO memory system and method
US6356549B1 (en) Digital switching equipment
CN101183348A (en) Memory control methods for accessing a memory with partial or full serial transmission, and related apparatus
CN117422024B (en) Data bit width conversion method, device, computer equipment and medium
CN118264556A (en) Communication system and address configuration method thereof
CN109765607B (en) Seismic instrument arrangement and excitation management balance optimization method, device and storage medium
US20230267173A1 (en) Chip, Method, Accelerator, and System for Pooling Operation
CN117762841A (en) Method and device for DMA (direct memory access) arbitration and DMA arbiter

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination