CN115664539A - Photonic high performance bus - Google Patents
Photonic high performance bus Download PDFInfo
- Publication number
- CN115664539A CN115664539A CN202211224748.0A CN202211224748A CN115664539A CN 115664539 A CN115664539 A CN 115664539A CN 202211224748 A CN202211224748 A CN 202211224748A CN 115664539 A CN115664539 A CN 115664539A
- Authority
- CN
- China
- Prior art keywords
- bus
- electromagnetic wave
- data
- cpu
- control signals
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000005540 biological transmission Effects 0.000 claims abstract description 5
- 230000002093 peripheral effect Effects 0.000 claims abstract description 3
- 239000000969 carrier Substances 0.000 claims description 2
- 230000002457 bidirectional effect Effects 0.000 claims 1
- 238000000034 method Methods 0.000 claims 1
- 238000013473 artificial intelligence Methods 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B10/00—Transmission systems employing electromagnetic waves other than radio-waves, e.g. infrared, visible or ultraviolet light, or employing corpuscular radiation, e.g. quantum communication
- H04B10/90—Non-optical transmission systems, e.g. transmission systems employing non-photonic corpuscular radiation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
- H04L12/40—Bus networks
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Optics & Photonics (AREA)
- Electromagnetism (AREA)
- Optical Communication System (AREA)
- Small-Scale Networks (AREA)
Abstract
The invention discloses a photon high-performance bus, comprising: the electromagnetic wave bus is used as a carrier for transmitting data, data addresses and control signals, and the peripheral circuit is used for connecting equipment required by the transmission and the reception of the electromagnetic waves and a transmission and a reception end. The invention can realize low exchange delay and high transmission bandwidth of data and signals by using the electromagnetic wave bus as a carrier for transmitting data, data addresses and control signals.
Description
Technical Field
The technical field of buses.
Background
The development of buses, including the early PC bus and ISA bus, PCI/AGP bus, PCI-X bus, and mainstream PCI express, hyperTransport high speed serial bus. From a PC bus to an ISA bus and a PCI bus, and then entering a PCI express and HyperTransport system through the PCI, the computer completes three times of leap-type promotion in the three times of major transition. The industry is eager for high-speed buses, in a computer system, each functional unit is addressed through an address bus, and the speed of the bus has a great influence on the system performance. In the history of more than twenty years of PC development, the bus is updated and updated only three times, but every change of the bus makes the computer look new, and now in the era of artificial intelligence computing based on big data and cloud computing, the problem of 'storage wall' existing originally is more highlighted, and the von Neumann framework needs frequent data exchange, so that the problems of bandwidth, delay and power consumption are brought, and the actual root reason is that the electronic bus falls behind to become a bottleneck for limiting computing power.
Compared with electrons, millimeter waves have inherent advantages as information carriers: the ultra-high speed, ultra-high bandwidth and ultra-low loss are particularly outstanding, millimeter waves and centimeter waves Sub-6 and the like have extremely fast response time when information is transmitted, the information rate can reach dozens of Tb/s, the performance can be improved by hundreds of times, the ultra-high information capacity is provided, the information is 3 to 4 orders higher than that of electrons, and low exchange delay and high transmission bandwidth can be realized by adopting a novel technology.
Disclosure of Invention
In view of the above, a photonic high performance bus is invented, comprising: the invention uses millimeter wave as carrier for transmitting data, data address and control signal, the peripheral circuit is used to connect the equipment and receiving end needed by transmitting and receiving millimeter wave.
Claims (9)
1. The invention discloses a photon high-performance bus, comprising: the electromagnetic wave bus is characterized by being used as a carrier for transmitting data, data addresses and control signals, and the peripheral circuit is used for connecting equipment required by the transmission and the receiving of the electromagnetic waves and a transmitting and receiving end.
2. The electromagnetic wave is different in use scene, the millimeter wave can be a carrier signal, the centimeter wave sub-6 can also be a carrier signal, and carriers which can be used as carrier signals to transmit data, data addresses and control signals are collectively referred to as electromagnetic waves.
3. The electromagnetic wave bus is characterized by being located between the chipset and the cpu and responsible for communication between the cpu and all external components.
4. The electromagnetic wave bus is characterized by being responsible for communication between the cpu and the memory.
5. The electromagnetic wave bus is characterized by being responsible for transmitting data, data addresses and control signals.
And 6, the CPU serves as a master control, sends control signals to each part through an electromagnetic wave bus, and specifies the part needing to be accessed, such as a memory, by using address signals.
7. The electromagnetic wave bus is characterized in that the data information transferred is bidirectional, i.e. the data information can be written from the cpu to other components (or read from the cpu) as well.
8. The electromagnetic wave bus features the common channel for CPU, memory, I/O device to transmit information, the connection between the host computer and the external device via corresponding interface circuit, and the hardware system of computer.
9. A bus device of a chip or a pc-machine, characterized in that the method and steps of claims 1 to 8 are implemented when transferring data, data addresses and control signals.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202211224748.0A CN115664539A (en) | 2022-10-09 | 2022-10-09 | Photonic high performance bus |
PCT/CN2023/075832 WO2024077823A1 (en) | 2022-10-09 | 2023-02-14 | Photonic bus |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202211224748.0A CN115664539A (en) | 2022-10-09 | 2022-10-09 | Photonic high performance bus |
Publications (1)
Publication Number | Publication Date |
---|---|
CN115664539A true CN115664539A (en) | 2023-01-31 |
Family
ID=84984635
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202211224748.0A Pending CN115664539A (en) | 2022-10-09 | 2022-10-09 | Photonic high performance bus |
Country Status (2)
Country | Link |
---|---|
CN (1) | CN115664539A (en) |
WO (1) | WO2024077823A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2024077823A1 (en) * | 2022-10-09 | 2024-04-18 | 刘国栋 | Photonic bus |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN113656343A (en) * | 2021-08-10 | 2021-11-16 | 广州慧睿思通科技股份有限公司 | On-site programmable gate array circuit, data transmission method, chip and system |
CN115664539A (en) * | 2022-10-09 | 2023-01-31 | 刘国栋 | Photonic high performance bus |
-
2022
- 2022-10-09 CN CN202211224748.0A patent/CN115664539A/en active Pending
-
2023
- 2023-02-14 WO PCT/CN2023/075832 patent/WO2024077823A1/en unknown
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2024077823A1 (en) * | 2022-10-09 | 2024-04-18 | 刘国栋 | Photonic bus |
Also Published As
Publication number | Publication date |
---|---|
WO2024077823A1 (en) | 2024-04-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN109271335B (en) | FPGA implementation method for DDR cache of multi-channel data source | |
CN106095334B (en) | A kind of high-speed data acquisition storage system based on FPGA | |
US9654342B2 (en) | Bandwidth configurable IO connector | |
CN207408936U (en) | A kind of multiplex roles PCIE device adapter | |
CN104021107A (en) | Design method for system supporting non-volatile memory express peripheral component interface express solid state disc (NVMe PCIE SSD) | |
CN107748726B (en) | GPU (graphics processing Unit) box | |
CN202178760U (en) | High speed data transmit-receive integral apparatus based on PCIE | |
CN103043085A (en) | Master control device and data transmission method | |
CN115664539A (en) | Photonic high performance bus | |
CN104714918A (en) | Method for receiving and buffering high-speed FC bus data in host computer environment | |
CN103077149A (en) | Method and system for transmitting data | |
CN104991880A (en) | FC-AE-ASM communication board card based on PCI-E interface | |
CN204256732U (en) | The high-speed data transmission apparatus of Based PC I-Express interface | |
CN203643598U (en) | Radar data recording device | |
CN211479105U (en) | Optical fiber high-speed acquisition and storage system based on fpga accelerator card | |
CN105159850A (en) | FPGA based multi-channel data transmission system | |
CN105608028A (en) | EMIF (External Memory Interface) and dual-port RAM (Random Access Memory)-based method for realizing high-speed communication of DSP (Digital Signal Processor) and FPGA (Field Programmable Gate Array) | |
CN203561933U (en) | FMC structure 3U universal carrier board based on VPX bus | |
CN115718529A (en) | Reinforced computer mainboard system based on loongson CPU COME module | |
CN105630400A (en) | High-speed massive data storage system | |
CN203950033U (en) | The equipment of high-speed record radar return data | |
CN209086914U (en) | The industrial control mainboard of multi-USB interface and more PCI-E expansion interfaces | |
CN102694717A (en) | Method, device and system for transmitting messages on PCIE bus | |
CN102081589B (en) | VHF (Very High Frequency) omnidirection range receiving system and high-speed intelligent unified bus interfacing method | |
CN205405495U (en) | Data record appearance based on SATA agreement |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination |