CN115390770A - 一种用于简化sram输出数据多路选择方法及*** - Google Patents
一种用于简化sram输出数据多路选择方法及*** Download PDFInfo
- Publication number
- CN115390770A CN115390770A CN202211344653.2A CN202211344653A CN115390770A CN 115390770 A CN115390770 A CN 115390770A CN 202211344653 A CN202211344653 A CN 202211344653A CN 115390770 A CN115390770 A CN 115390770A
- Authority
- CN
- China
- Prior art keywords
- data
- bit
- attribute
- width
- unit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
- G06F3/061—Improving I/O performance
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
- G06F3/0638—Organizing or formatting or addressing of data
- G06F3/0644—Management of space entities, e.g. partitions, extents, pools
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/57—Arithmetic logic units [ALU], i.e. arrangements or devices for performing two or more of the operations covered by groups G06F7/483 – G06F7/556 or for performing logical operations
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Human Computer Interaction (AREA)
- Computational Mathematics (AREA)
- Computing Systems (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- Executing Machine-Instructions (AREA)
Abstract
Description
Claims (11)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202211344653.2A CN115390770B (zh) | 2022-10-31 | 2022-10-31 | 一种用于简化sram输出数据多路选择方法及*** |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202211344653.2A CN115390770B (zh) | 2022-10-31 | 2022-10-31 | 一种用于简化sram输出数据多路选择方法及*** |
Publications (2)
Publication Number | Publication Date |
---|---|
CN115390770A true CN115390770A (zh) | 2022-11-25 |
CN115390770B CN115390770B (zh) | 2023-03-21 |
Family
ID=84115112
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202211344653.2A Active CN115390770B (zh) | 2022-10-31 | 2022-10-31 | 一种用于简化sram输出数据多路选择方法及*** |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN115390770B (zh) |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5995991A (en) * | 1996-07-18 | 1999-11-30 | Industrial Technology Research Institute | Floating point architecture with tagged operands |
JP2012113508A (ja) * | 2010-11-24 | 2012-06-14 | Nec Fielding Ltd | 浮動小数点演算回路、浮動小数点演算回路を備えたコンピュータ及びその演算制御方法と演算制御プログラム |
US20140208077A1 (en) * | 2013-01-23 | 2014-07-24 | International Business Machines Corporation | Vector floating point test data class immediate instruction |
CN111897674A (zh) * | 2020-08-07 | 2020-11-06 | 上海富瀚微电子股份有限公司 | 一种循环冗余校验电路ip核实现***及方法 |
CN114610231A (zh) * | 2022-02-07 | 2022-06-10 | 西安电子科技大学 | 大位宽数据总线分段存储的控制方法、***、设备及介质 |
CN114666038A (zh) * | 2022-05-12 | 2022-06-24 | 广州万协通信息技术有限公司 | 一种大位宽数据处理方法、装置、设备及存储介质 |
WO2022133686A1 (zh) * | 2020-12-21 | 2022-06-30 | 清华大学 | 有/无符号乘累加装置及方法 |
-
2022
- 2022-10-31 CN CN202211344653.2A patent/CN115390770B/zh active Active
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5995991A (en) * | 1996-07-18 | 1999-11-30 | Industrial Technology Research Institute | Floating point architecture with tagged operands |
JP2012113508A (ja) * | 2010-11-24 | 2012-06-14 | Nec Fielding Ltd | 浮動小数点演算回路、浮動小数点演算回路を備えたコンピュータ及びその演算制御方法と演算制御プログラム |
US20140208077A1 (en) * | 2013-01-23 | 2014-07-24 | International Business Machines Corporation | Vector floating point test data class immediate instruction |
CN104956319A (zh) * | 2013-01-23 | 2015-09-30 | 国际商业机器公司 | 向量浮点测试数据类立即指令 |
CN111897674A (zh) * | 2020-08-07 | 2020-11-06 | 上海富瀚微电子股份有限公司 | 一种循环冗余校验电路ip核实现***及方法 |
WO2022133686A1 (zh) * | 2020-12-21 | 2022-06-30 | 清华大学 | 有/无符号乘累加装置及方法 |
CN114610231A (zh) * | 2022-02-07 | 2022-06-10 | 西安电子科技大学 | 大位宽数据总线分段存储的控制方法、***、设备及介质 |
CN114666038A (zh) * | 2022-05-12 | 2022-06-24 | 广州万协通信息技术有限公司 | 一种大位宽数据处理方法、装置、设备及存储介质 |
Non-Patent Citations (1)
Title |
---|
宋河: "基于Toom-Cook-4算法的256-bit大位宽算术乘法器设计", 《中国优秀硕士学位论文》 * |
Also Published As
Publication number | Publication date |
---|---|
CN115390770B (zh) | 2023-03-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN100568187C (zh) | 一种用于对调试消息进行掩码的方法和装置 | |
CN104407809A (zh) | 多通道fifo缓冲器及其控制方法 | |
CN110489428B (zh) | 多维稀疏矩阵压缩方法、解压缩方法、装置、设备及介质 | |
CN116561051A (zh) | 一种硬件加速卡和异构计算*** | |
CN104317850A (zh) | 数据处理方法和装置 | |
CN112799598A (zh) | 一种数据处理方法、处理器及电子设备 | |
CN115390770B (zh) | 一种用于简化sram输出数据多路选择方法及*** | |
US11409840B2 (en) | Dynamically adaptable arrays for vector and matrix operations | |
CN110058884B (zh) | 用于计算型存储指令集运算的优化方法、***及存储介质 | |
CN110737612A (zh) | 一种含有存储内计算的处理器 | |
US10761847B2 (en) | Linear feedback shift register for a reconfigurable logic unit | |
CN105892995A (zh) | 查找负数的方法、装置及处理器 | |
CN115994040A (zh) | 计算***以及进行数据广播和数据归约的方法及存储介质 | |
CN113591031A (zh) | 低功耗矩阵运算方法及装置 | |
CN114528248A (zh) | 阵列重构方法、装置、设备及存储介质 | |
CN106708473A (zh) | 一种统一染色器阵列多warp取指电路及方法 | |
CN112486904A (zh) | 可重构处理单元阵列的寄存器堆设计方法及装置 | |
CN114080598A (zh) | 具有数据连接器组件的点对点连接的处理元件 | |
CN111798363A (zh) | 图形处理器 | |
CN111625368A (zh) | 一种分布式计算***、方法及电子设备 | |
US20240069868A1 (en) | Mac operator related to correcting a computational error | |
CN114528021B (zh) | 分时复用量子测控***及低功耗高效率量子测控编译方法 | |
CN112329362B (zh) | 对芯片进行复杂工程修改的通用方法、设备和存储介质 | |
CN110647984B (zh) | 芯片、集成处理设备及其操作方法 | |
EP1785863A2 (en) | A divider comprising a carry save adder and a full adder |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
CB03 | Change of inventor or designer information |
Inventor after: Wu Jun Inventor after: Xiong Dapeng Inventor after: Li Tao Inventor before: Wu Jun |
|
CB03 | Change of inventor or designer information | ||
GR01 | Patent grant | ||
GR01 | Patent grant | ||
CP01 | Change in the name or title of a patent holder |
Address after: 200120 building C, No. 888, Huanhu West 2nd Road, Lingang New Area, China (Shanghai) pilot Free Trade Zone, Pudong New Area, Shanghai Patentee after: Suzhou Yizhu Intelligent Technology Co.,Ltd. Address before: 200120 building C, No. 888, Huanhu West 2nd Road, Lingang New Area, China (Shanghai) pilot Free Trade Zone, Pudong New Area, Shanghai Patentee before: Shanghai Yizhu Intelligent Technology Co.,Ltd. |
|
CP01 | Change in the name or title of a patent holder |