CN115037430A - I, Q-path DAC synchronous design method - Google Patents
I, Q-path DAC synchronous design method Download PDFInfo
- Publication number
- CN115037430A CN115037430A CN202210137718.XA CN202210137718A CN115037430A CN 115037430 A CN115037430 A CN 115037430A CN 202210137718 A CN202210137718 A CN 202210137718A CN 115037430 A CN115037430 A CN 115037430A
- Authority
- CN
- China
- Prior art keywords
- dacs
- synchronous
- dac
- design method
- degrees
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000001360 synchronised effect Effects 0.000 title claims abstract description 42
- 238000000034 method Methods 0.000 title claims abstract description 17
- 229920005994 diacetyl cellulose Polymers 0.000 claims abstract description 75
- 238000005070 sampling Methods 0.000 claims abstract description 26
- 230000001934 delay Effects 0.000 claims description 6
- 230000003111 delayed effect Effects 0.000 claims description 4
- 230000007423 decrease Effects 0.000 claims description 3
- 238000004891 communication Methods 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/0016—Arrangements for synchronising receiver with transmitter correction of synchronization errors
- H04L7/0033—Correction by delay
- H04L7/0037—Delay of clock signal
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Abstract
The invention discloses a synchronous design method of I, Q-path DAC. In the design, digital baseband signals of multiple levels need to be converted into analog signals by using digital and analog converters and sent to an IQ vector modulator to form radio frequency signals for sending, and if IQ vector phases need to be guaranteed, I, Q two paths of DACs need to work synchronously, but an I path and a Q path use two independent MUXDACs, so that a mode is needed to link the two independent DACs and judge whether synchronous work is realized. The invention adopts the correlation characteristics of the output clocks of the two DACs and the data, compares the output clocks of the two DACs, judges whether the work of the DACs is synchronous or not by using the 2-time-multiplied 8-phase clock sampling of the output clocks of the DACs, and can realize the processing of high-frequency data by using lower frequency in design realization.
Description
Technical Field
The invention relates to a synchronous design method of I, Q-path DAC, which can be applied to high-speed DAC interface design of wireless, satellite and ground communication systems.
Background
In the data transmission design of a satellite communication system, digital baseband signals of multiple levels need to be converted into analog signals by using digital and analog converters and the analog signals are sent to an IQ vector modulator to form radio frequency signals for sending, and the synchronous operation of I, Q two paths of DACs is needed to be ensured if IQ vector phases need to be ensured. If the working frequency is low, the two DACs working independently can sample corresponding IQ data in the same clock period, but under the condition of high working rate, such as transmitting 1.5Gsps data, under the condition of DACMEX 4, the working frequency needs to reach 375MHz, and the synchronization problem of the IQ vector needs to be considered.
Disclosure of Invention
The technical problem solved by the invention is as follows: the method is simple and easy to realize, simultaneously adopts 8-phase clock sampling with the frequency 2 times of the output clock of the DAC to realize high-frequency sampling requirement by using the frequency of 1/8, reduces the time sequence difficulty in the circuit, simultaneously ensures the sampling precision, and adopts a feedback design method for a delay module, thereby overcoming the change trend of delay under different voltages and different temperatures while adjusting the delay.
The specific solution of the invention is as follows: an I, Q-path DAC synchronous design method comprises the following steps:
(1) setting the working modes of the two DACs which work independently to be the same, and comparing the output clocks of the two DACs;
(2) sampling a comparison result obtained in the step (1);
(3) and judging whether the DAC works synchronously according to the sampling result, if so, keeping the working state, if not, generating a reset indication signal and counting, and if not, adjusting the delay module, wherein the counting still cannot be synchronous when reaching a preset value.
I, Q two paths of DACs are required to work synchronously, and two independent MUXDACs are used for the I path and the Q path.
The output clocks of the two DACs are compared using a comparator CLKXOR 2.
The delays of the output clocks of the two independently operating DACs to the inputs of the comparators CLKXOR2 are equal, including off-chip and on-chip delays, and the shorter the delay the better to reduce the delay differences caused under different voltage, different temperature conditions.
And (3) sampling the comparison result obtained in the step (1) by adopting an 8-phase clock with the frequency 2 times of the DAC output clock in the step (2).
The 8-phase clocks include 8 phase clocks of 0 degree, 45 degrees, 90 degrees, 135 degrees, 180 degrees, 225 degrees, 270 degrees, 315 degrees.
The 8 phase clocks are delayed equally at the time of sampling.
The step (3) is implemented by judging whether the DAC works synchronously according to the sampling result: and (3) judging whether the work of the DACs is synchronous according to the result of the step (2), switching to the same clock for judgment, judging whether the synchronous requirement is met after correct sampling, namely whether the phases of the output clocks of the two DACs are consistent, if the output clocks of the two DACs are synchronous, keeping the current state, if the output clocks of the two DACs are not synchronous, generating an indication signal, resetting the two DACs simultaneously, counting, if the output clocks of the two DACs are synchronous, adjusting a delay module, and after the delay is adjusted, repeating the step (2) and the step (3) until the synchronization is achieved.
The adjusting delay module, specifically, increases or decreases the delay, and gradually adjusts with an accuracy of less than 80 ps.
Compared with the prior art, the invention has the following beneficial effects:
according to the invention, through CLKDORX 2 comparison of two independent DAC output clocks, 8-phase clock with frequency 2 times of DAC input clock is adopted for sampling, and result judgment is carried out at low frequency to judge whether the two independent DAC output clocks are synchronous or not.
Drawings
Fig. 1 is a schematic diagram of the principle of the present invention.
FIG. 2 is a schematic flow chart.
Detailed Description
The invention relates to a synchronous design method of I, Q-path DACs, which comprises the following steps:
(1) setting the working modes of the two DACs which work independently to be the same, and comparing the output clocks of the two DACs;
(2) sampling a comparison result obtained in the step (1);
(3) and judging whether the DAC works synchronously according to the sampling result, if so, keeping the working state, if not, generating a reset indication signal and counting, and if not, adjusting the delay module, wherein the counting still cannot be synchronous when reaching a preset value.
I, Q two-way DACs are required to work synchronously, and two independent MUXDACs are used for the I-way and the Q-way.
The output clocks of the two DACs are compared using a comparator CLKXOR 2.
The delays of the output clocks of the two independently operating DACs to the inputs of the comparators CLKXOR2 are equal, including off-chip and on-chip delays, and the shorter the delay the better to reduce the delay differences caused under different voltage, different temperature conditions.
And (3) sampling the comparison result obtained in the step (1) by adopting an 8-phase clock with the frequency 2 times of the DAC output clock in the step (2).
The 8-phase clocks include 8 phase clocks of 0 degree, 45 degrees, 90 degrees, 135 degrees, 180 degrees, 225 degrees, 270 degrees, 315 degrees. The 8 phase clocks are delayed equally at the time of sampling.
And (3) judging whether the DAC works synchronously according to the sampling result, wherein the implementation mode comprises the following steps: and (3) judging whether the work of the DACs is synchronous according to the result of the step (2), switching to the same clock for judgment, judging whether the synchronous requirement is met after correct sampling, namely whether the phases of the output clocks of the two DACs are consistent, if the output clocks of the two DACs are synchronous, keeping the current state, if the output clocks of the two DACs are not synchronous, generating an indication signal, resetting the two DACs simultaneously, counting, if the output clocks of the two DACs are synchronous, adjusting a delay module, and after the delay is adjusted, repeating the step (2) and the step (3) until the synchronization is achieved.
The delay module is adjusted, specifically to increase or decrease the delay, and is adjusted in steps with an accuracy of less than 80 ps.
The invention is described in further detail below with reference to figures 1 and 2 and the specific implementation of which:
(1) the two independent DAC operation modes are set to be identical, the delay from the output clocks DA1_ CLK and DA2_ CLK of the two independent DAC to the input end of the comparator CLKOXOR 2 is equal, the delay comprises the delay inside and outside the chip, and the shorter the delay is, the better the delay is, so as to reduce the delay difference caused by different voltages and different temperatures.
(2) The comparison result of the step 1 is sampled by 8-phase clocks with the frequency 2 times that of the output clock of the DAC, the 8-phase clocks comprise 8 phase clocks of 0 degree, 45 degrees, 90 degrees, 135 degrees, 180 degrees, 225 degrees, 270 degrees and 315 degrees, namely CLK0, CLK45, CLK90, CLK135, CLK180, CLK225, CLK270 and CLK315 in the figure, and the 8-phase clocks are required to be delayed equally in sampling in design.
(3) Judging whether the DAC works synchronously according to sampling results, namely, matched _0, matched _45, matched _90, matched _135, matched _180, matched _225, matched _270 and matched _315, switching to the same clock for judgment, judging whether the synchronous requirement is met after correct sampling, keeping the current state if the synchronous requirement is met, generating an indication signal if the synchronous requirement is not met, simultaneously resetting two DACs, counting whether the number of the DACs reaches a certain number or not is not synchronous, adjusting a delay module, increasing or decreasing the delay by the delay module, gradually adjusting with the precision smaller than 80ps, and repeating the step (2) and the step (3) until the synchronous requirement is met after the delay is adjusted.
Although the present invention has been described with reference to the preferred embodiments, it is not intended to limit the present invention, and those skilled in the art can make modifications and variations of the present invention without departing from the spirit and scope of the present invention.
Claims (9)
1. An I, Q-path DAC synchronous design method is characterized by comprising the following steps:
(1) setting the working modes of the two DACs which work independently to be the same, and comparing the output clocks of the two DACs;
(2) sampling a comparison result obtained in the step (1);
(3) and judging whether the DAC works synchronously according to the sampling result, if so, keeping the working state, if not, generating a reset indication signal and counting, and if not, adjusting the delay module, wherein the counting still cannot be synchronous when reaching a preset value.
2. The synchronous design method for the I, Q-way DAC, according to claim 1, wherein: i, Q two-way DACs are required to work synchronously, and two independent MUXDACs are used for the I-way and the Q-way.
3. The synchronous design method of the I, Q DACs according to claim 2, wherein: the output clocks of the two DACs are compared using a comparator CLKXOR 2.
4. The synchronous design method of the I, Q-way DAC, according to claim 3, wherein: the delays of the output clocks of the two independently operating DACs to the inputs of the comparator CLKXOR2 are equal, including off-chip and on-chip delays, and the shorter the delay the better to reduce the delay differences caused under different voltage, different temperature conditions.
5. The synchronous design method for the I, Q-way DAC, according to claim 1, wherein: and (3) sampling the comparison result obtained in the step (1) by adopting an 8-phase clock with the frequency 2 times of the DAC output clock in the step (2).
6. The synchronous design method for the I, Q-way DAC, according to claim 1, wherein: the 8-phase clocks include 8 phase clocks of 0 degree, 45 degrees, 90 degrees, 135 degrees, 180 degrees, 225 degrees, 270 degrees, 315 degrees.
7. The synchronous design method for the I, Q-way DAC, according to claim 1, wherein: the 8 phase clocks are delayed equally at the time of sampling.
8. The synchronous design method for the I, Q-way DAC, according to claim 1, wherein: the step (3) is implemented by judging whether the DAC works synchronously according to the sampling result: and (3) judging whether the work of the DACs is synchronous according to the result of the step (2), switching to the same clock for judgment, judging whether the synchronous requirement is met after correct sampling, namely whether the phases of the output clocks of the two DACs are consistent, if the output clocks of the two DACs are synchronous, keeping the current state, if the output clocks of the two DACs are not synchronous, generating an indication signal, resetting the two DACs simultaneously, counting, if the output clocks of the two DACs are synchronous, adjusting a delay module, and after the delay is adjusted, repeating the step (2) and the step (3) until the synchronization is achieved.
9. The synchronous design method for the I, Q-way DAC, according to claim 1, wherein: the adjusting delay module, specifically, increases or decreases the delay, and gradually adjusts with an accuracy of less than 80 ps.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202210137718.XA CN115037430B (en) | 2022-02-15 | 2022-02-15 | I, Q-path DAC synchronous design method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202210137718.XA CN115037430B (en) | 2022-02-15 | 2022-02-15 | I, Q-path DAC synchronous design method |
Publications (2)
Publication Number | Publication Date |
---|---|
CN115037430A true CN115037430A (en) | 2022-09-09 |
CN115037430B CN115037430B (en) | 2024-04-05 |
Family
ID=83118655
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202210137718.XA Active CN115037430B (en) | 2022-02-15 | 2022-02-15 | I, Q-path DAC synchronous design method |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN115037430B (en) |
Citations (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01251971A (en) * | 1988-03-31 | 1989-10-06 | Toshiba Corp | Digital waveform equalizing device |
US6097234A (en) * | 1997-02-14 | 2000-08-01 | Hyundai Electronics Industries Co., Ltd. | Three-phase clock signal generation circuit for LCD driver |
CN1277719A (en) * | 1998-09-11 | 2000-12-20 | 松下电器产业株式会社 | Phase comparator and digital phase-locked circuit |
EP1158457A1 (en) * | 2000-05-26 | 2001-11-28 | Sony Corporation | Data synchronizer and data synchronization method |
CN101237521A (en) * | 2008-01-31 | 2008-08-06 | 华为技术有限公司 | An extraction device and method for synchronous clock |
US20090196376A1 (en) * | 2008-02-06 | 2009-08-06 | Rohm Co., Ltd. | Demodulation circuit of differential phase shift keying (dpsk) modulated signals |
CN101621296A (en) * | 2009-08-06 | 2010-01-06 | 北京华力创通科技股份有限公司 | High-speed DAC synchronization method and device |
US20120032824A1 (en) * | 2010-08-09 | 2012-02-09 | Fujitsu Limited | Successive approximation register analog-to-digital converter, and operating clock adjustment method therefor |
CN102768302A (en) * | 2012-07-18 | 2012-11-07 | 北京无线电计量测试研究所 | Double-channel digital phase noise detection device and phase noise detection method |
CN103036670A (en) * | 2011-12-27 | 2013-04-10 | 龙迅半导体科技(合肥)有限公司 | Clock recovery circuit and parallel output circuit |
CN104158515A (en) * | 2014-07-29 | 2014-11-19 | 电子科技大学 | Autosynchronous multichannel parallel storage DDS (direct digital synthesis) signal generator |
CN105678203A (en) * | 2015-12-31 | 2016-06-15 | 广州中大微电子有限公司 | Generation method and system suitable for radio frequency identification (RFID) reader sampling clock |
CN107147395A (en) * | 2017-04-26 | 2017-09-08 | 西安空间无线电技术研究所 | A kind of quadrature modulator output DAC synchronous circuits based on bicyclic frequency synthesis |
CN111600823A (en) * | 2020-05-12 | 2020-08-28 | 中国电子科技集团公司第五十四研究所 | High-speed parallel OQPSK offset quadriphase shift keying demodulator |
-
2022
- 2022-02-15 CN CN202210137718.XA patent/CN115037430B/en active Active
Patent Citations (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01251971A (en) * | 1988-03-31 | 1989-10-06 | Toshiba Corp | Digital waveform equalizing device |
US6097234A (en) * | 1997-02-14 | 2000-08-01 | Hyundai Electronics Industries Co., Ltd. | Three-phase clock signal generation circuit for LCD driver |
CN1277719A (en) * | 1998-09-11 | 2000-12-20 | 松下电器产业株式会社 | Phase comparator and digital phase-locked circuit |
EP1158457A1 (en) * | 2000-05-26 | 2001-11-28 | Sony Corporation | Data synchronizer and data synchronization method |
CN101237521A (en) * | 2008-01-31 | 2008-08-06 | 华为技术有限公司 | An extraction device and method for synchronous clock |
US20090196376A1 (en) * | 2008-02-06 | 2009-08-06 | Rohm Co., Ltd. | Demodulation circuit of differential phase shift keying (dpsk) modulated signals |
CN101621296A (en) * | 2009-08-06 | 2010-01-06 | 北京华力创通科技股份有限公司 | High-speed DAC synchronization method and device |
US20120032824A1 (en) * | 2010-08-09 | 2012-02-09 | Fujitsu Limited | Successive approximation register analog-to-digital converter, and operating clock adjustment method therefor |
CN103036670A (en) * | 2011-12-27 | 2013-04-10 | 龙迅半导体科技(合肥)有限公司 | Clock recovery circuit and parallel output circuit |
CN102768302A (en) * | 2012-07-18 | 2012-11-07 | 北京无线电计量测试研究所 | Double-channel digital phase noise detection device and phase noise detection method |
CN104158515A (en) * | 2014-07-29 | 2014-11-19 | 电子科技大学 | Autosynchronous multichannel parallel storage DDS (direct digital synthesis) signal generator |
CN105678203A (en) * | 2015-12-31 | 2016-06-15 | 广州中大微电子有限公司 | Generation method and system suitable for radio frequency identification (RFID) reader sampling clock |
CN107147395A (en) * | 2017-04-26 | 2017-09-08 | 西安空间无线电技术研究所 | A kind of quadrature modulator output DAC synchronous circuits based on bicyclic frequency synthesis |
CN111600823A (en) * | 2020-05-12 | 2020-08-28 | 中国电子科技集团公司第五十四研究所 | High-speed parallel OQPSK offset quadriphase shift keying demodulator |
Non-Patent Citations (4)
Title |
---|
任全会;赵雨虹;: "基于FPGA的时钟数据恢复电路的研究和设计", 郑州铁路职业技术学院学报, no. 03 * |
向劲松;陈雪莉;贾元明;张培;: "基于光脉冲位置调制的异步时钟错位采样数据恢复技术", 激光与光电子学进展, no. 12 * |
张旭;黄细霞;孔祥品;代小磊;: "锁相倍频电路在电压信号DSP数据采集中的应用", 电源学报, no. 05 * |
韩琦;葛飞;梁圣杰;张之卓;: "一种基于片同步技术的高速ADC与FPGA互连方法", 航天控制, no. 02 * |
Also Published As
Publication number | Publication date |
---|---|
CN115037430B (en) | 2024-04-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11063741B2 (en) | Phase control block for managing multiple clock domains in systems with frequency offsets | |
US8781054B2 (en) | Semiconductor device | |
CN108631809B (en) | Multichannel digital TR assembly | |
US10797683B1 (en) | Calibration circuit and associated calibrating method capable of precisely adjusting clocks with distorted duty cycles and phases | |
US7853836B2 (en) | Semiconductor integrated circuit | |
CN113497701B (en) | Phase detector command propagation between channels in MCM USR SERDES | |
EP3216128B1 (en) | Digital-to-phase converter | |
JP4658097B2 (en) | Pulse synchronous demodulator | |
US20190273639A1 (en) | Hybrid half/quarter-rate dfe | |
US20140362962A1 (en) | System and Method For Adaptive N-Phase Clock Generation For An N-Phase Receiver | |
CN114124278B (en) | Digital synchronization circuit and method for digital simultaneous multi-beam transmission | |
EP2677711B1 (en) | Polar modulator | |
US7663442B2 (en) | Data receiver including a transconductance amplifier | |
CN110492964B (en) | CLOCK source synchronization device and method based on CLOCK BUFF | |
US9698808B1 (en) | Phase measurement and correction circuitry | |
US8811559B1 (en) | Timing recovery circuit and receiver circuit including the same | |
CN112152618B (en) | Crystal oscillator calibration method based on TDMA communication system reference pulse | |
US10447506B1 (en) | Dual-duplex link with independent transmit and receive phase adjustment | |
CN115037430B (en) | I, Q-path DAC synchronous design method | |
CN110113074B (en) | High-speed pseudo code parallel capturing and tracking method based on FPGA | |
CN109495090B (en) | Digital precise time delay matching circuit | |
US20080069278A1 (en) | Asynchronous Phase Rotator Control | |
Fan et al. | A 32 Gb/s Simultaneous Bidirectional Source-Synchronous Transceiver with Adaptive Echo Cancellation in 28nm CMOS | |
US20240106623A1 (en) | Phase tracking and correction architecture | |
US20050093604A1 (en) | Apparatus and method for generating a phase delay |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |