CN114743956A - Wafer level system, generation method thereof, data processing method and storage medium - Google Patents
Wafer level system, generation method thereof, data processing method and storage medium Download PDFInfo
- Publication number
- CN114743956A CN114743956A CN202210365946.2A CN202210365946A CN114743956A CN 114743956 A CN114743956 A CN 114743956A CN 202210365946 A CN202210365946 A CN 202210365946A CN 114743956 A CN114743956 A CN 114743956A
- Authority
- CN
- China
- Prior art keywords
- wafer
- bonding
- processing
- chip
- chips
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/0212—Auxiliary members for bonding areas, e.g. spacers
- H01L2224/02122—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/80001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by connecting a bonding area directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/80001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by connecting a bonding area directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
- H01L2224/80007—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by connecting a bonding area directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding involving a permanent auxiliary member being left in the finished device, e.g. aids for protecting the bonding area during or after the bonding process
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Wire Bonding (AREA)
Abstract
The present disclosure provides a wafer level system and a generation method, a data processing method and a storage medium thereof, wherein the system comprises: a first wafer and a second wafer arranged in a stack, the first wafer including a plurality of process chips that are not diced, the second wafer including a plurality of interconnect chips that are not diced; the processing chip is used for executing processing tasks; the interconnection chip and the processing chip have a corresponding relation for realizing the communication connection between the processing chips. Embodiments in accordance with the present disclosure enable high performance wafer level systems.
Description
Technical Field
The present disclosure relates to the field of computer technologies, and in particular, to a wafer level system, a method for generating the wafer level system, a data processing method, and a computer-readable storage medium.
Background
In the related art, the chip is usually packaged by using a redistribution layer (RDL), which is an interposer made of a metal material or a polymer dielectric material and includes copper connecting lines or traces for realizing electrical connection between various parts of the package. The dies of the chip may be stacked in a package, communicating with each other through a redistribution layer, thereby reducing the I/O pitch of a large chipset.
Disclosure of Invention
The present disclosure provides a wafer level system, a method of generating a wafer level system, a method of processing data, a computer readable storage medium.
In a first aspect, the present disclosure provides a wafer level system, comprising:
a first wafer and a second wafer arranged in a stack, the first wafer including a plurality of process chips that are not diced, the second wafer including a plurality of interconnect chips that are not diced;
the processing chip is used for executing processing tasks;
the interconnection chip and the processing chip have a corresponding relation for realizing the communication connection between the processing chips.
In some embodiments, the plurality of processing chips and the plurality of interconnect chips are arranged in an array, each interconnect chip corresponding to an adjacent plurality of processing chips for enabling communication connections between the adjacent plurality of processing chips.
In some embodiments, the processing chip is provided with a first bonding boss, the interconnect chip is provided with a second bonding boss, the first bonding boss is joined with the second bonding boss, and the first bonding boss and the second bonding boss are made of a conductive material.
In some embodiments, the first and second wafers are joined at regions outside the first and second bonding bosses by a bonding layer made of an adhesive insulating material.
In some embodiments, the conductive material comprises any one of copper, aluminum, and gold, and the insulating material comprises any one of silicon carbide, epoxy, polyimide, and tetraethyl silicate.
In a second aspect, the present disclosure provides a method for generating a wafer level system, the method comprising:
obtaining a first wafer and a second wafer, wherein the first wafer is provided with a plurality of uncut processing chips, and the second wafer is provided with a plurality of uncut interconnection chips;
the processing chip is provided with a first bonding boss, the surface of the interconnected chip is provided with a second bonding boss, the positions of the first bonding boss and the second bonding boss have a corresponding relation, and the first bonding boss and the second bonding boss are made of conductive materials;
coating a bonding layer on the surface area of the second wafer except the second bonding bosses, wherein the bonding layer is made of adhesive insulating material;
bonding and connecting the first wafer and the second wafer in a face-to-face mode to obtain a wafer bonding structure, wherein corresponding first bonding bosses and corresponding second bonding bosses are jointed, and the first wafer and the second wafer are jointed in surface areas outside the first bonding bosses and the second bonding bosses through the bonding layer;
obtaining the wafer-level system according to the chip bonding structure,
and the processing chips are in communication connection through the interconnection chip.
In some embodiments, the bonding layer and the second bonding boss have a fit gap therebetween, wherein the connecting the first wafer and the second wafer in a face-to-face bonding manner results in a wafer bonded structure, comprising:
placing the first and second wafers in a face-to-face stack with the corresponding first bonding bosses in contact with surfaces of the second bonding bosses;
and applying pressure to the first wafer and the second wafer to enable the corresponding first bonding bosses to be jointed with the second bonding bosses to obtain the wafer bonding structure, wherein the corresponding first bonding bosses and the corresponding second bonding bosses generate space deformation to fill the fit clearance.
In some embodiments, the obtaining the wafer-level system according to the die bonding structure includes:
and packaging the chip bonding structure to obtain the wafer-level system.
In a third aspect, the present disclosure provides a data processing method applied to processing chips in the above wafer level system, where the wafer level system includes a first chip and a second chip that are stacked, the first chip includes a plurality of uncut processing chips, the second chip includes a plurality of uncut interconnect chips, and the interconnect chips are used to implement communication connection between the processing chips, where the method includes:
during the processing chip executes the processing task, sending processing data to other processing chips through an interconnection chip connected with the processing chip; and/or receiving processing data sent by other processing chips through the interconnection chip connected with the processing chip.
In a fourth aspect, the present disclosure provides a computer-readable storage medium having a computer program stored thereon, wherein the computer program, when executed by a processing chip, implements the data processing method described above.
According to the embodiment provided by the disclosure, the first wafer comprising the processing chips and the second wafer comprising the interconnection chips are stacked, and the processing chips are in communication connection through the interconnection chips, so that large-bandwidth interconnection among the wafers is realized, and a high-performance wafer-level system is realized.
It should be understood that the statements in this section do not necessarily identify key or critical features of the embodiments of the present disclosure, nor do they limit the scope of the present disclosure. Other features of the present disclosure will become apparent from the following description.
Drawings
The accompanying drawings are included to provide a further understanding of the disclosure and are incorporated in and constitute a part of this specification, illustrate embodiments of the disclosure and together with the description serve to explain the principles of the disclosure and not to limit the disclosure. The above and other features and advantages will become more apparent to those skilled in the art by describing in detail exemplary embodiments thereof with reference to the attached drawings, in which:
fig. 1 is a schematic diagram of a wafer level system according to an embodiment of the disclosure.
Fig. 2 is a flowchart of a method for generating a wafer level system according to an embodiment of the disclosure.
Fig. 3a and 3b are schematic views of a first wafer and a second wafer provided in an embodiment of the disclosure.
Fig. 4a and 4b are schematic views of a first wafer and a second wafer provided in an embodiment of the disclosure.
Fig. 5 is a schematic diagram of bonding a first wafer and a second wafer according to an embodiment of the disclosure.
Fig. 6 is a schematic view of a first wafer and a second wafer provided by an embodiment of the disclosure.
Fig. 7 is a flowchart of a data processing method according to an embodiment of the present disclosure.
Detailed Description
To facilitate a better understanding of the technical aspects of the present disclosure, exemplary embodiments of the present disclosure are described below in conjunction with the accompanying drawings, wherein various details of the embodiments of the present disclosure are included to facilitate an understanding, and they should be considered as merely exemplary. Accordingly, those of ordinary skill in the art will recognize that various changes and modifications of the embodiments described herein can be made without departing from the scope and spirit of the present disclosure. Also, descriptions of well-known functions and constructions are omitted in the following description for clarity and conciseness.
Embodiments of the present disclosure and features of embodiments may be combined with each other without conflict.
As used herein, the term "and/or" includes any and all combinations of one or more of the associated listed items.
The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the disclosure. As used herein, the singular forms "a", "an" and "the" are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms "comprises" and/or "comprising … …, when used in this specification, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof. The terms "connected" or "coupled" and the like are not restricted to physical or mechanical connections, but may include electrical connections, whether direct or indirect.
Unless otherwise defined, all terms (including technical and scientific terms) used herein have the same meaning as commonly understood by one of ordinary skill in the art. It will be further understood that terms, such as those defined in commonly used dictionaries, should be interpreted as having a meaning that is consistent with their meaning in the context of the relevant art and the present disclosure, and will not be interpreted in an idealized or overly formal sense unless expressly so defined herein.
In the related art, chips are typically packaged by means of redistribution layers (RDLs), through which the dies of the chips can be stacked in the package to communicate with each other, thereby reducing the I/O pitch of large chipsets. However, in this packaging method, the redistribution layer is generated based on the substrate, which has a low process fineness and cannot generate a finer (e.g., 100nm) structure; in addition, the dielectric constant of the insulating layer in the substrate is difficult to be made low, so that the RC Delay (RC Delay) of the resulting structure is large, and the performance of the whole packaging system is affected. In addition, the packaging method still needs to cut the chips in the wafer, and the processing process is complex.
If the interconnection structure between the chips is generated by adopting a semiconductor process, a finer structure can be realized, a lower dielectric constant can be realized, and even a vacuum air gap (air gap) can be formed to realize insulation, so that the flexibility of the whole system design is improved, and the performance of the system is improved.
According to the embodiment of the disclosure, a wafer-level packaging mode is adopted, and the wafer comprising the processing chip and the wafer comprising the interconnection chip are directly bonded and connected in a face-to-face mode, so that the processing chip is in communication connection through the interconnection chip, and the design flexibility and the performance are improved.
Fig. 1 is a schematic diagram of a wafer level system according to an embodiment of the disclosure.
According to an embodiment of the present disclosure, there is provided a wafer level system, as shown in fig. 1, including:
a first wafer 11 and a second wafer 12 arranged in a stack, the first wafer including a plurality of handle chips 111 that are not diced, the second wafer including a plurality of interconnect chips 121 that are not diced;
the processing chip is used for executing processing tasks;
the interconnection chip and the processing chip have a corresponding relation for realizing the communication connection between the processing chips.
For example, the first wafer 11 and the second wafer 12 may be completely uncut wafers; or the wafer may be partially cut into rectangular chips, for example, according to the design size and shape of the wafer level system, the number of chips required by the wafer level system, etc.; but may also be a wafer processed through thinning, etc., as the present disclosure does not limit.
In some embodiments, the first wafer 11 includes a plurality of processing chips 111 that are not diced, and the processing chips 111 are used to perform processing tasks, such as performing various operations in the processing tasks, data interaction, and the like. The processing task may be, for example, an image processing task, a voice processing task, a text processing task, a video processing task, etc., and the present disclosure does not limit the specific type of the processing task.
In some embodiments, processing chip 111 may be a many-core chip, including multiple processing cores. The processing cores, which may also be referred to as "cores" or "cores," are the smallest unit of a many-core chip that can be independently scheduled and that has full computational power, and each processing core has its own storage and computation resources. The present disclosure is not limited to a particular chip type or chip configuration of the processing chip.
In some embodiments, the second wafer 12 includes a plurality of interconnection chips 121 that are not diced, and the interconnection chips 121 may be interconnection structures generated based on a semiconductor process, including metal interconnection lines, an insulating layer, and the like. A small number of processing devices, memory devices, and the like may also be disposed in the interconnect chip 121, and the present disclosure does not limit the materials and processes used in the interconnect chip, nor the specific structure of the interconnect chip.
In some embodiments, the plurality of processing chips and the plurality of interconnect chips are arranged in an array, i.e., an array of processing chips and an array of interconnect chips are formed separately. The first wafer 11 and the second wafer 12 may be disposed in a face-to-face stacked manner so that the respective interconnection chips and the respective process chips can be connected to each other.
In some embodiments, the interconnection chip and the processing chip have a corresponding relationship therebetween, so as to implement communication connection between the processing chips. Each interconnection chip may correspond to a plurality of adjacent processing chips for implementing communication connections between the plurality of adjacent processing chips. For example, one interconnect chip corresponds to 4 adjacent processing chips, and the 4 adjacent processing chips are connected together, so that the chips can communicate with each other through the interconnect chip.
In this case, the number of processing chips is different from the number of interconnecting chips. For example, as shown in fig. 1, the number of process chips included in the cross section of the first wafer 11 is 5, indicating that the process chips have 5 rows or 5 columns; the number of interconnected chips included in the cross section of the second wafer 12 is 4, representing interconnected chips having 4 rows or 4 columns.
The interconnection chips and the processing chips are mutually corresponding and are arranged in a staggered mode, so that the interconnection chips can realize communication connection between a plurality of adjacent processing chips, and the connection efficiency between the processing chips is improved.
In some embodiments, as shown in fig. 1, the processing chip is provided with a first bonding pad 112 and the interconnect chip is provided with a second bonding pad 122. The first bonding pad 112 is engaged with the second bonding pad 122, so as to realize the electrical connection between the processing chip and the interconnection chip,
wherein the first and second bonding pads are made of a conductive material. The conductive material includes any one of copper, aluminum, and gold. The present disclosure is not limited to a particular type of conductive material.
In some embodiments, the first wafer and the second wafer are joined by a bonding layer 123 in a region outside the first bonding boss and the second bonding boss, and the bonding layer is used for packaging and fixing to realize bonding connection between the first wafer and the second wafer.
Wherein the bonding layer is made of an adhesive insulating material. The insulating material comprises any one of silicon carbide, epoxy resin, polyimide and tetraethyl silicate. The present disclosure is not limited to a particular type of insulating material.
According to the wafer level system of the embodiment of the disclosure, the first chip comprising the processing chip and the second chip comprising the interconnection chip are stacked, and the processing chip is in communication connection through the interconnection chip, so that large-bandwidth interconnection among the chips is realized, and the high-performance wafer level system is realized.
The generation process of the wafer level system is explained below.
Fig. 2 is a flowchart of a method for generating a wafer level system according to an embodiment of the disclosure.
According to an embodiment of the present disclosure, there is provided a method for generating a wafer level system, as shown in fig. 2, the method including:
step S21, obtaining a first wafer and a second wafer, wherein the first wafer is provided with a plurality of uncut processing chips, and the second wafer is provided with a plurality of uncut interconnection chips;
the surface of the processing chip is provided with a first bonding boss, the surface of the interconnection chip is provided with a second bonding boss, the positions of the first bonding boss and the second bonding boss are in corresponding relation, and the first bonding boss and the second bonding boss are made of conductive materials;
step S22, coating a bonding layer on the surface area of the second wafer except the second bonding bosses, wherein the bonding layer is made of adhesive insulating material;
step S23, bonding and connecting the first wafer and the second wafer in a face-to-face manner to obtain a wafer bonding structure, wherein corresponding first bonding bosses and corresponding second bonding bosses are bonded, and surface regions of the first wafer and the second wafer outside the first bonding bosses and the second bonding bosses are bonded through the bonding layer;
step S24, obtaining the wafer level system according to the chip bonding structure,
and the processing chips are in communication connection through the interconnection chip.
For example, a first wafer having a plurality of processing chips thereon that are not diced and a second wafer having a plurality of interconnecting chips thereon that are not diced may be respectively obtained in step S21. The method comprises the steps that a wafer with a plurality of processing chips and a wafer with a plurality of interconnected chips are respectively generated by adopting a preset semiconductor process, and the generated wafers can be directly used as a first chip and a second chip; the wafer may be further processed (e.g., cut into a predetermined rectangle) to obtain a first chip and a second chip, which is not limited by the present disclosure.
Fig. 3a and 3b are schematic views of a first wafer and a second wafer provided in an embodiment of the disclosure. FIG. 3a shows a first wafer 31 with a plurality of processing chips 311 thereon; fig. 3b shows a second wafer 32 on which a plurality of interconnected chips 321 are present.
In some embodiments, the processing chip may be, for example, an artificial intelligence AI many-core chip, which includes a plurality of processing cores for implementing corresponding AI processing tasks; other types of processing chips are possible and the present disclosure is not limited thereto.
In some embodiments, there are no interconnects between the plurality of processing chips of the first wafer. Therefore, the space occupied by the interconnection structure can be saved, the size of a processing chip can be reduced, or more devices can be integrated under the same chip size.
In some embodiments, the interconnection chip may be a custom designed interconnection structure corresponding to the processing chip, including metal interconnection lines, insulating layers, and the like. The interconnection chip can also be provided with a small number of processing devices, memory devices and the like, and the material and process adopted by the interconnection chip, the specific structure of the interconnection chip and the like are not limited in the disclosure.
In some embodiments, the interconnection chip and the processing chip have a corresponding relationship to realize communication connection between the processing chips. Each interconnection chip may correspond to a plurality of adjacent processing chips for implementing communication connections between the plurality of adjacent processing chips.
In some embodiments, at least one first bonding pad is disposed on the handle chip and at least one second bonding pad is disposed on the interconnect chip. The first bonding boss and the second bonding boss are in corresponding relation in position, and both the first bonding boss and the second bonding boss are made of conductive materials, such as copper, aluminum, gold and the like.
Fig. 4a and 4b are schematic views of a first wafer and a second wafer provided in an embodiment of the disclosure. As shown in fig. 4a, the first wafer 41 has a plurality of processing chips each having a first bonding pad 411, and the number of the first bonding pads on the processing chip in the non-edge region is smaller, and the number of the first bonding pads on the processing chip in the edge region is larger. As shown in fig. 4b, a second bonding pad 421 is disposed on each interconnection chip of the second wafer 42.
Fig. 5 is a schematic diagram of bonding a first wafer and a second wafer according to an embodiment of the disclosure. As shown in fig. 5, the first bonding pads of the first wafer and the second bonding pads of the second wafer have a corresponding relationship in position, and when the first wafer 51 and the second wafer 52 are bonded, the corresponding first bonding pads and the corresponding second bonding pads are bonded to realize the electrical connection between the processing chip and the interconnection chip.
In some embodiments, in step S22, a bonding layer may be applied to a surface area of the second wafer other than the second bonding pad, and the bonding layer is used for package fixing to realize bonding connection between the first wafer and the second wafer. Wherein the bonding layer is made of an adhesive insulating material. The insulating material includes silicon carbide, epoxy, polyimide, tetraethyl silicate, and the like, and the specific type of insulating material is not limited by this disclosure.
Fig. 6 is a schematic view of a first wafer and a second wafer provided by an embodiment of the disclosure. As shown in fig. 6, the first wafer 11 includes a plurality of process chips 111, and the process chips 111 are provided with first bonding pads 112 thereon; the second wafer 12 includes a plurality of interconnection chips 121, and the interconnection chips 121 are provided with second bonding pads 122. The surface area of the second wafer 12 outside the second bonding pad is coated with a bonding layer 123.
In some embodiments, as shown in fig. 6, the bonding layer and the second bonding boss have a fit gap therebetween, which can leave a space for deformation of the first bonding boss and the second bonding boss. The present disclosure is not limited to specific dimensions of the fit-gap.
In some embodiments, in step S23, the first wafer and the second wafer may be bonded face to result in a wafer bonded structure. And the first wafer and the second wafer are jointed at the surface regions outside the first bonding boss and the second bonding boss through the bonding layer.
In some embodiments, step S23 may include:
placing the first and second wafers in a face-to-face stack with the corresponding first bonding bosses in contact with surfaces of the second bonding bosses;
and applying pressure to the first wafer and the second wafer to enable the corresponding first bonding bosses to be jointed with the second bonding bosses to obtain the wafer bonding structure, wherein the corresponding first bonding bosses and the second bonding bosses generate space deformation to fill the fit clearance.
That is, the first and second wafers may be placed in a face-to-face stack with the corresponding first and second bonding pads aligned with their surfaces in contact; further, pressure is applied to the first and second wafers, for example, the first and second wafers are placed on a stage and pressed down by a corresponding device, so that uniform pressure is applied to the first and second wafers, and the corresponding first and second bonding pads are spatially deformed to fill the fit gap in fig. 6, resulting in the structure shown in fig. 1. In this way, the first bonding boss and the second bonding boss are jointed, so that the processing chips can be connected with each other through the interconnection chip in a communication mode.
It should be understood that the bonding manner of the first wafer and the second wafer can be set by those skilled in the art according to practical situations, and the disclosure is not limited thereto.
In some embodiments, in step S24, a wafer level system is obtained according to the die bonding structure. The chip bonding structure can be directly used as a wafer level system; the wafer-level system can also be obtained by performing subsequent processes on the die bonding structure, such as thinning, packaging, and the like.
In some embodiments, step S24 may include: and packaging the chip bonding structure to obtain the wafer-level system.
That is, the die bond structure may be sealed by an encapsulation material, such as ceramic or the like; and corresponding pins are provided to enable the wafer bonding structure to be connected to external circuitry, such as to be soldered to a board. After packaging, the final wafer level system can be obtained. The present disclosure is not limited to a particular packaging process.
According to the generation method of the wafer-level system, the wafer-level system can be generated in a face-to-face bonding mode based on the first chip and the second chip, butt joint during connection is more accurate through direct connection of the chips, large-bandwidth interconnection among the chips can be achieved, and the high-performance wafer-level system is obtained.
Fig. 7 is a flowchart of a data processing method according to an embodiment of the present disclosure.
According to an embodiment of the present disclosure, a data processing method is further provided, which is applied to the processing chip in the wafer level system. The wafer level system comprises a first wafer and a second wafer which are arranged in a stacking mode, wherein the first wafer comprises a plurality of uncut processing chips, the second wafer comprises a plurality of uncut interconnection chips, the interconnection chips are used for achieving communication connection among the processing chips,
in some embodiments, as shown in fig. 7, the method comprises:
step S71, during the processing chip executing the processing task, sending the processing data to other processing chips through the interconnection chip connected with the processing chip; and/or receiving processing data sent by other processing chips through the interconnection chip connected with the processing chip.
For example, a processing chip may be used to perform processing tasks, such as performing various operations in a processing task, data interactions, and so forth. The processing tasks may be, for example, image processing tasks, voice processing tasks, text processing tasks, video processing tasks, etc., and the specific type of processing task is not limited by this disclosure.
In some embodiments, for any one processing chip in the wafer level system, during the processing chip performs a processing task, data interaction may be required with other processing chips in the wafer level system, for example, sending a processing result of the processing chip to the other processing chips, sending a processing instruction to the other processing chips, receiving a data processing result of the other processing chips, and the like. The present disclosure is not limited to the type or manner of data interaction.
In some embodiments, during the execution of a processing task by a processing chip, processing data, such as processing results, processing instructions, data acquisition requests, etc., may be sent to other processing chips via an interconnect chip connected to the processing chip; similarly, the processing chip may also receive processing data sent by other processing chips through the interconnection chip connected to the processing chip, such as processing results, processing instructions, data acquisition requests, and the like of other processing chips.
By the method, data interaction between the processing chips can be realized through the interconnection chip, and the bandwidth and the speed of the data interaction are improved, so that high-speed connection and interaction with large bandwidth are realized.
According to the embodiment of the disclosure, the interconnection structure between the chips can be generated by adopting a semiconductor process, and the chips including the processing chips and the chips including the interconnection chips are directly bonded and connected face to face in a wafer-level packaging mode, so that the processing chips can realize high-speed connection with large bandwidth through the interconnection chips, and a high-performance wafer-level system is realized.
The embodiment of the present disclosure also provides a computer readable storage medium, on which a computer program is stored, wherein the computer program realizes the above data processing method when being executed by a processing chip. The computer readable storage medium may be a volatile or non-volatile computer readable storage medium.
The disclosed embodiments also provide a computer program product, which includes a computer readable code or a non-volatile computer readable storage medium carrying computer readable code, when the computer readable code runs in a processor or a processing chip of an electronic device, the processor or the processing chip in the electronic device executes the above data processing method.
It will be understood by those of ordinary skill in the art that all or some of the steps of the methods, systems, functional modules/units in the devices disclosed above may be implemented as software, firmware, hardware, and suitable combinations thereof. In a hardware implementation, the division between functional modules/units mentioned in the above description does not necessarily correspond to the division of physical components; for example, one physical component may have multiple functions, or one function or step may be performed by several physical components in cooperation. Some or all of the physical components may be implemented as software executed by a processor, such as a central processing unit, digital signal processor, or microprocessor, or as hardware, or as an integrated circuit, such as an application specific integrated circuit. Such software may be distributed on computer readable storage media, which may include computer storage media (or non-transitory media) and communication media (or transitory media).
The term computer storage media includes volatile and nonvolatile, removable and non-removable media implemented in any method or technology for storage of information such as computer readable program instructions, data structures, program modules or other data, as is well known to those of ordinary skill in the art. Computer storage media includes, but is not limited to, Random Access Memory (RAM), read-only memory (ROM), erasable programmable read-only memory (EPROM), Static Random Access Memory (SRAM), flash memory or other memory technology, portable compact disc read-only memory (CD-ROM), Digital Versatile Discs (DVD) or other optical disk storage, magnetic cassettes, magnetic tape, magnetic disk storage or other magnetic storage devices, or any other medium which can be used to store the desired information and which can be accessed by a computer. In addition, communication media typically embodies computer readable program instructions, data structures, program modules or other data in a modulated data signal such as a carrier wave or other transport mechanism and includes any information delivery media as known to those skilled in the art.
The computer-readable program instructions described herein may be downloaded from a computer-readable storage medium to a respective computing/processing device, or to an external computer or external storage device via a network, such as the internet, a local area network, a wide area network, and/or a wireless network. The network may include copper transmission cables, fiber optic transmission, wireless transmission, routers, firewalls, switches, gateway computers and/or edge servers. The network adapter card or network interface in each computing/processing device receives computer-readable program instructions from the network and forwards the computer-readable program instructions for storage in a computer-readable storage medium in the respective computing/processing device.
The computer program instructions for carrying out operations of the present disclosure may be assembler instructions, Instruction Set Architecture (ISA) instructions, machine-related instructions, microcode, firmware instructions, state setting data, or source or object code written in any combination of one or more programming languages, including an object oriented programming language such as Smalltalk, C + + or the like and conventional procedural programming languages, such as the "C" programming language or similar programming languages. The computer-readable program instructions may execute entirely on the user's computer, partly on the user's computer, as a stand-alone software package, partly on the user's computer and partly on a remote computer or entirely on the remote computer or server. In the case of a remote computer, the remote computer may be connected to the user's computer through any type of network, including a Local Area Network (LAN) or a Wide Area Network (WAN), or the connection may be made to an external computer (for example, through the Internet using an Internet service provider). In some embodiments, aspects of the disclosure are implemented by personalizing an electronic circuit, such as a programmable logic circuit, a Field Programmable Gate Array (FPGA), or a Programmable Logic Array (PLA), with state information of computer-readable program instructions, which can execute the computer-readable program instructions.
The computer program product described herein may be embodied in hardware, software, or a combination thereof. In an alternative embodiment, the computer program product is embodied in a computer storage medium, and in another alternative embodiment, the computer program product is embodied in a Software product, such as a Software Development Kit (SDK), or the like.
Various aspects of the present disclosure are described herein with reference to flowchart illustrations and/or block diagrams of methods, apparatus (systems) and computer program products according to embodiments of the disclosure. It will be understood that each block of the flowchart illustrations and/or block diagrams, and combinations of blocks in the flowchart illustrations and/or block diagrams, can be implemented by computer-readable program instructions.
These computer-readable program instructions may be provided to a processor of a general purpose computer, special purpose computer, or other programmable data processing apparatus to produce a machine, such that the instructions, which execute via the processor of the computer or other programmable data processing apparatus, create means for implementing the functions/acts specified in the flowchart and/or block diagram block or blocks. These computer-readable program instructions may also be stored in a computer-readable storage medium that can direct a computer, programmable data processing apparatus, and/or other devices to function in a particular manner, such that the computer-readable medium storing the instructions comprises an article of manufacture including instructions which implement the function/act specified in the flowchart and/or block diagram block or blocks.
The computer readable program instructions may also be loaded onto a computer, other programmable data processing apparatus, or other devices to cause a series of operational steps to be performed on the computer, other programmable apparatus or other devices to produce a computer implemented process such that the instructions which execute on the computer, other programmable apparatus or other devices implement the functions/acts specified in the flowchart and/or block diagram block or blocks.
The flowchart and block diagrams in the figures illustrate the architecture, functionality, and operation of possible implementations of systems, methods and computer program products according to various embodiments of the present disclosure. In this regard, each block in the flowchart or block diagrams may represent a module, segment, or portion of instructions, which comprises one or more executable instructions for implementing the specified logical function(s). In some alternative implementations, the functions noted in the block may occur out of the order noted in the figures. For example, two blocks shown in succession may, in fact, be executed substantially concurrently, or the blocks may sometimes be executed in the reverse order, depending upon the functionality involved. It will also be noted that each block of the block diagrams and/or flowchart illustration, and combinations of blocks in the block diagrams and/or flowchart illustration, can be implemented by special purpose hardware-based systems which perform the specified functions or acts, or combinations of special purpose hardware and computer instructions.
Example embodiments have been disclosed herein, and although specific terms are employed, they are used and should be interpreted in a generic and descriptive sense only and not for purposes of limitation. In some instances, features, characteristics and/or elements described in connection with a particular embodiment may be used alone or in combination with features, characteristics and/or elements described in connection with other embodiments, unless expressly stated otherwise, as would be apparent to one skilled in the art. Accordingly, it will be understood by those skilled in the art that various changes in form and details may be made therein without departing from the scope of the disclosure as set forth in the appended claims.
Claims (10)
1. A wafer level system, comprising:
a first wafer and a second wafer arranged in a stack, the first wafer including a plurality of process chips that are not diced, the second wafer including a plurality of interconnect chips that are not diced;
the processing chip is used for executing processing tasks;
the interconnection chip and the processing chip have a corresponding relation for realizing the communication connection between the processing chips.
2. The wafer-level system of claim 1, wherein the plurality of processing chips and the plurality of interconnect chips are arranged in an array, each interconnect chip corresponding to an adjacent plurality of processing chips for enabling communication connections between the adjacent plurality of processing chips.
3. The wafer level system of claim 1, wherein the processing chip is provided with a first bonding boss, the interconnect chip is provided with a second bonding boss, the first bonding boss is engaged with the second bonding boss, and the first bonding boss and the second bonding boss are made of an electrically conductive material.
4. The wafer level system of claim 3, wherein the first die and the second die are joined at regions outside the first bonding boss and the second bonding boss by a bonding layer made of an adhesive insulating material.
5. The wafer-level system of claim 4, wherein the conductive material comprises any one of copper, aluminum and gold, and the insulating material comprises any one of silicon carbide, epoxy, polyimide and tetraethyl silicate.
6. A method of generating a wafer level system, comprising:
obtaining a first wafer and a second wafer, wherein the first wafer is provided with a plurality of uncut processing chips, and the second wafer is provided with a plurality of uncut interconnection chips;
the processing chip is provided with a first bonding boss, the surface of the interconnected chip is provided with a second bonding boss, the positions of the first bonding boss and the second bonding boss have a corresponding relation, and the first bonding boss and the second bonding boss are made of conductive materials;
coating a bonding layer on a surface area of the second wafer outside the second bonding bosses, the bonding layer being made of an adhesive insulating material;
bonding and connecting the first wafer and the second wafer in a face-to-face mode to obtain a wafer bonding structure, wherein corresponding first bonding bosses and second bonding bosses are jointed, and the surface regions of the first wafer and the second wafer, except the first bonding bosses and the second bonding bosses, are jointed through the bonding layer;
obtaining the wafer-level system according to the chip bonding structure,
and the processing chips are in communication connection through the interconnection chip.
7. The method of claim 6, wherein the bonding layer and the second bonding pad have a fit gap therebetween, and wherein the connecting the first wafer and the second wafer by face-to-face bonding results in a wafer bonded structure comprising:
placing the first and second wafers in a face-to-face stack with the corresponding first bonding bosses in contact with surfaces of the second bonding bosses;
and applying pressure to the first wafer and the second wafer to enable the corresponding first bonding bosses to be jointed with the second bonding bosses to obtain the wafer bonding structure, wherein the corresponding first bonding bosses and the corresponding second bonding bosses generate space deformation to fill the fit clearance.
8. The method of claim 6, wherein the deriving the wafer level system from the die bonding structure comprises:
and packaging the chip bonding structure to obtain the wafer-level system.
9. A data processing method, applied to the processing chips in the wafer-level system as claimed in any one of claims 1 to 5, wherein the wafer-level system comprises a first chip and a second chip which are stacked, the first chip comprises a plurality of uncut processing chips, the second chip comprises a plurality of uncut interconnection chips, and the interconnection chips are used for realizing communication connection among the processing chips,
wherein the method comprises the following steps:
during the processing task executed by the processing chip, sending processing data to other processing chips through an interconnection chip connected with the processing chip; and/or receiving processing data sent by other processing chips through the interconnection chip connected with the processing chip.
10. A computer-readable storage medium, on which a computer program is stored, which, when being executed by a processing chip, carries out the data processing method of claim 9.
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202210365946.2A CN114743956A (en) | 2022-04-08 | 2022-04-08 | Wafer level system, generation method thereof, data processing method and storage medium |
| PCT/CN2023/086435 WO2023193737A1 (en) | 2022-04-08 | 2023-04-06 | Wafer-level system and generation method therefor, data processing method, and storage medium |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202210365946.2A CN114743956A (en) | 2022-04-08 | 2022-04-08 | Wafer level system, generation method thereof, data processing method and storage medium |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN114743956A true CN114743956A (en) | 2022-07-12 |
Family
ID=82279917
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202210365946.2A Pending CN114743956A (en) | 2022-04-08 | 2022-04-08 | Wafer level system, generation method thereof, data processing method and storage medium |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN114743956A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2023193737A1 (en) * | 2022-04-08 | 2023-10-12 | 北京灵汐科技有限公司 | Wafer-level system and generation method therefor, data processing method, and storage medium |
| WO2024078510A1 (en) * | 2022-10-11 | 2024-04-18 | 北京灵汐科技有限公司 | Wafer system, preparation method, processing method, power supply method, device and medium |
-
2022
- 2022-04-08 CN CN202210365946.2A patent/CN114743956A/en active Pending
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2023193737A1 (en) * | 2022-04-08 | 2023-10-12 | 北京灵汐科技有限公司 | Wafer-level system and generation method therefor, data processing method, and storage medium |
| WO2024078510A1 (en) * | 2022-10-11 | 2024-04-18 | 北京灵汐科技有限公司 | Wafer system, preparation method, processing method, power supply method, device and medium |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10636769B2 (en) | Semiconductor package having spacer layer | |
| CN108878414B (en) | Stacked semiconductor package with molded through-hole and method of manufacturing the same | |
| US20190096803A1 (en) | Substrate-less stackable package with wire-bond interconnect | |
| US8637969B2 (en) | Stacked chips in a semiconductor package | |
| KR101818507B1 (en) | Semiconductor package | |
| TWI527132B (en) | Chip package, electronic computing device and method for communicating a signal | |
| TWI520305B (en) | Optical communication in a ramp-stack chip package | |
| CN114743956A (en) | Wafer level system, generation method thereof, data processing method and storage medium | |
| JP6061937B2 (en) | Microelectronic package having stacked microelectronic devices and method of manufacturing the same | |
| KR102495916B1 (en) | Semiconductor package | |
| US10243016B2 (en) | Heterogeneous integration using wafer-to-wafer stacking with die size adjustment | |
| CN104253056A (en) | Semiconductor packages having through electrodes and methods of fabricating the same | |
| US20090309206A1 (en) | Semiconductor package and methods of manufacturing the same | |
| US20120091580A1 (en) | Semiconductor Devices And Methods Of Fabricating The Same | |
| TWI630699B (en) | Semiconductor device | |
| CN115050713A (en) | Wafer-level cooling system, method for generating same, data processing method, and storage medium | |
| WO2019239687A1 (en) | Imaging device | |
| CN115954351A (en) | Processing device based on wafer, task processing method and preparation method | |
| CN113675101B (en) | Method for chip packaging and chip particles | |
| US20240088100A1 (en) | Semiconductor assemblies with hybrid fanouts and associated methods and systems | |
| US9209161B2 (en) | Stacked package and method for manufacturing the same | |
| US8890333B2 (en) | Apparatus for stacked semiconductor chips | |
| JP6116846B2 (en) | Semiconductor device and manufacturing method of semiconductor device | |
| US9515048B2 (en) | Method for fabricating an interposer | |
| WO2022246603A1 (en) | Chip package structure, fabrication method therefor, and electronic device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |