CN114721878A - Chip for implantable medical device and implantable medical device - Google Patents
Chip for implantable medical device and implantable medical device Download PDFInfo
- Publication number
- CN114721878A CN114721878A CN202210543424.7A CN202210543424A CN114721878A CN 114721878 A CN114721878 A CN 114721878A CN 202210543424 A CN202210543424 A CN 202210543424A CN 114721878 A CN114721878 A CN 114721878A
- Authority
- CN
- China
- Prior art keywords
- data
- backup
- memory
- implantable medical
- chip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/14—Error detection or correction of the data by redundancy in operation
- G06F11/1402—Saving, restoring, recovering or retrying
- G06F11/1446—Point-in-time backing up or restoration of persistent data
- G06F11/1448—Management of the data involved in backup or backup restore
-
- A—HUMAN NECESSITIES
- A61—MEDICAL OR VETERINARY SCIENCE; HYGIENE
- A61B—DIAGNOSIS; SURGERY; IDENTIFICATION
- A61B5/00—Measuring for diagnostic purposes; Identification of persons
- A61B5/0002—Remote monitoring of patients using telemetry, e.g. transmission of vital signals via a communication network
- A61B5/0031—Implanted circuitry
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/14—Error detection or correction of the data by redundancy in operation
- G06F11/1402—Saving, restoring, recovering or retrying
- G06F11/1446—Point-in-time backing up or restoration of persistent data
- G06F11/1458—Management of the backup or restore process
- G06F11/1469—Backup restoration techniques
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Life Sciences & Earth Sciences (AREA)
- Physics & Mathematics (AREA)
- Health & Medical Sciences (AREA)
- Quality & Reliability (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Pathology (AREA)
- Biophysics (AREA)
- Computer Networks & Wireless Communication (AREA)
- Biomedical Technology (AREA)
- Heart & Thoracic Surgery (AREA)
- Medical Informatics (AREA)
- Molecular Biology (AREA)
- Surgery (AREA)
- Animal Behavior & Ethology (AREA)
- General Health & Medical Sciences (AREA)
- Public Health (AREA)
- Veterinary Medicine (AREA)
- Electrotherapy Devices (AREA)
Abstract
The application provides a chip for implantable medical equipment and implantable medical equipment, and relates to the technical field of medical equipment. The chip for an implantable medical device includes: the system comprises a radio frequency signal charging circuit, a miniature rechargeable battery, a main processor, a volatile data memory and a nonvolatile backup memory; the radio frequency signal charging circuit is used for generating electric energy according to radio frequency signals in the environment and charging the miniature rechargeable battery; the main processor is used for running an independent battery electric quantity monitoring thread while executing a main task, and triggering the backup of the main task data stored in the data memory to the backup memory when the battery electric quantity monitoring thread monitors that the electric quantity of the micro rechargeable battery is lower than a preset electric quantity threshold value. The application can reduce the use cost, reduce the probability of downtime due to power shortage, reduce the damage caused by data loss due to power outage and further improve the disaster resistance of the chip.
Description
Technical Field
The application relates to the technical field of medical equipment, in particular to a chip for implantable medical equipment and implantable medical equipment.
Background
With the advancement of technology, implantable medical devices play an increasingly important role in modern medical diagnosis and treatment, such as artificial knee joints, artificial hip joints, artificial cochlea, esophageal sphincter sensors, intracranial pressure sensors, inertial measurement units, and the like. Besides the basic medical function, the implantable medical device can also play a role in monitoring the therapeutic effect and daily health by installing a sensor, which relates to electronic circuits for signal acquisition, processing, transmission and the like.
At present, the mainstream power supply mode of the implanted medical equipment comprising the electronic circuit adopts a battery for power supply, but the battery needs to be replaced by another operation after the electric quantity of the battery is exhausted, so that a lot of pain and inconvenience are brought to patients, and the overall cost including the operation and the rehabilitation is high, so that the implanted medical equipment cannot be accepted by most patients and cannot be effectively popularized and applied. The other power supply mode is wireless power supply, for example, electromagnetic induction type wireless power supply, and the like, and the power supply mode has the condition of unstable power supply, because a chip of the implanted medical equipment needs to perform a series of operations such as sensing signal acquisition, processing and the like, if the power supply is unstable, data loss in the operation process in the chip can be caused, and even if a task is executed again after the power failure restart, the lost data in the power failure can not be saved, so that permanent data loss is caused.
Disclosure of Invention
The purpose of the application is to provide a chip for an implantable medical device and the implantable medical device.
A first aspect of the present application provides a chip for an implantable medical device, comprising: the system comprises a radio frequency signal charging circuit, a miniature rechargeable battery, a main processor, a volatile data memory and a nonvolatile backup memory;
the radio frequency signal charging circuit is connected with the miniature rechargeable battery and used for generating electric energy according to radio frequency signals in the environment and charging the miniature rechargeable battery;
the main processor, the data storage and the backup storage are all connected with the micro rechargeable battery and powered by the micro rechargeable battery;
the main processor is a multi-thread processor and is used for running an independent battery electric quantity monitoring thread while executing a main task, and triggering the main task data stored in the data memory to be backed up in the backup memory when the battery electric quantity monitoring thread monitors that the electric quantity of the micro rechargeable battery is lower than a preset electric quantity threshold value, so that the main task is recovered according to the backed-up main task data after the main processor is crashed and restarted.
A second aspect of the present application provides an implantable medical device configured with a chip for an implantable medical device as described in the first aspect of the present application.
Compared with the prior art, the chip for the implanted medical equipment provided by the application has the advantages that the radio frequency signal charging circuit and the micro rechargeable battery are arranged in the chip for the implanted medical equipment, so that the implanted medical equipment can be charged by using the radio frequency signal charging circuit without replacing the battery after the electric quantity of the battery is used up, the battery does not need to be replaced by an operation, the use cost can be greatly reduced, in addition, the application adopts a mode of combining the radio frequency signal charging circuit and the micro rechargeable battery for use when the radio frequency signal is strong in consideration of the unstable wireless power supply, the battery can be charged, therefore, when the radio frequency signal is weak, the battery can be continuously used for maintaining power supply for a period of time, the influence of the signal strength fluctuation on the power supply stability is effectively reduced, the probability of downtime caused by power shortage is reduced, in addition, a volatile data memory and a non-volatile backup memory are arranged, the main processor can run an independent battery electric quantity monitoring thread while executing the main task, and trigger the backup of the main task data stored in the data memory to the backup memory when the battery electric quantity monitoring thread monitors that the electric quantity of the micro rechargeable battery is lower than a preset electric quantity threshold value, so that the backup of the main task data can be completed before the electric quantity of the battery is exhausted, even if the data in the data memory is lost after power failure, the main task can be recovered according to the data backed up in the backup memory, the damage caused by the data loss due to the power failure is reduced, and the disaster resistance of the chip is improved.
The implantable medical device provided by the second aspect of the present application and the chip for implantable medical device provided by the first aspect of the present application have the same beneficial effects due to the same inventive concept.
Drawings
In order to more clearly illustrate the technical solutions of the embodiments of the present invention, the drawings needed to be used in the embodiments will be briefly described below, and it is obvious that the drawings in the following description are only some embodiments of the present invention, and it is obvious for those skilled in the art to obtain other drawings based on these drawings without creative efforts.
Fig. 1 illustrates a schematic structural diagram of a chip for an implantable medical device provided in some embodiments of the present application;
fig. 2 illustrates a schematic structural diagram of another chip for an implantable medical device provided in some embodiments of the present application.
Detailed Description
Exemplary embodiments of the present disclosure will be described in more detail below with reference to the accompanying drawings. While exemplary embodiments of the present disclosure are shown in the drawings, it should be understood that the present disclosure may be embodied in various forms and should not be limited by the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the disclosure to those skilled in the art.
It is to be noted that, unless otherwise specified, technical or scientific terms used herein shall have the ordinary meaning as understood by those skilled in the art to which this application belongs.
In addition, the terms "first" and "second", etc. are used to distinguish different objects, and are not used to describe a particular order. Furthermore, the terms "include" and "have," as well as any variations thereof, are intended to cover non-exclusive inclusions. For example, a process, method, system, article, or apparatus that comprises a list of steps or elements is not limited to only those steps or elements listed, but may alternatively include other steps or elements not listed, or inherent to such process, method, article, or apparatus.
The embodiments of the present application provide a chip for an implantable medical device and an implantable medical device, which are described below with reference to the embodiments and the accompanying drawings.
Referring to fig. 1, which shows a schematic structural diagram of a chip for an implantable medical device according to some embodiments of the present application, as shown in fig. 1, the chip for an implantable medical device may include: a radio frequency signal charging circuit 101, a miniature rechargeable battery 102, a main processor 103, a volatile data memory 104 and a non-volatile backup memory 105;
the radio frequency signal charging circuit 101 is connected to the micro rechargeable battery 102, and is configured to generate electric energy according to a radio frequency signal in an environment and charge the micro rechargeable battery 102;
the main processor 103, the data storage 104 and the backup storage 105 are all connected with the micro rechargeable battery 102 and powered by the micro rechargeable battery 102;
the main processor 103 is a multi-thread processor, and is configured to run an independent battery power monitoring thread while executing a main task, and trigger to backup the main task data stored in the data memory 104 into the backup memory 105 when the battery power monitoring thread monitors that the power of the micro rechargeable battery 102 is lower than a preset power threshold, so that the main task is recovered according to the backed-up main task data after the main processor 103 is down and restarted.
Compared with the prior art, the chip for the implantable medical device provided by the embodiment of the application is provided with the radio frequency signal charging circuit 101 and the micro rechargeable battery 102, so that the implantable medical device can be charged by using the radio frequency signal charging circuit 101 without replacing the battery after the battery power is used up, the battery does not need to be replaced by an operation, the use cost can be greatly reduced, in addition, in consideration of the unstable condition of wireless power supply, the application adopts a mode of combining the radio frequency signal charging circuit 101 and the micro rechargeable battery 102, when the radio frequency signal is strong, the battery can be charged, therefore, when the radio frequency signal is weak, the battery can be continuously used for maintaining power supply for a period of time, the influence of the fluctuation of the signal strength on the power supply stability is effectively reduced, the probability of downtime due to power shortage is reduced, in addition, by setting the volatile data memory 104 and the nonvolatile backup memory 105, the main processor 103 can execute an independent battery power monitoring thread while executing the main task, and trigger the backup of the main task data stored in the data memory 104 to the backup memory 105 when the battery power monitoring thread monitors that the power of the micro rechargeable battery 102 is lower than a preset power threshold, so that the completion of the backup of the main task data before the exhaustion of the battery power can be ensured, even if the data in the data memory 104 is lost after the power failure, the main task can be recovered according to the data backed up in the backup memory 105, the damage caused by the data loss due to the power failure is reduced, and the disaster resistance of the chip is further improved.
Above-mentioned radio frequency signal charging circuit 101 can adopt wiFi charging circuit to realize, the purpose is realized supplying power and need not to install new, extra power supply unit with the help of current wireless communication equipment, because wiFi uses extensively in daily life, after the user wears above-mentioned implanted medical equipment, at any places such as family, hospital, market, hotel, all can last charge, can effectively improve above-mentioned implanted medical equipment's duration, get rid of the restriction of modes such as electromagnetic wireless charging to user's activity place.
In some embodiments, the rf signal charging circuit 101 includes a flexible rf signal receiving antenna and a molybdenum disulfide rectifier connected to the rf signal receiving antenna;
the flexible radio-frequency signal receiving antenna is used for capturing radio-frequency signals in the environment, converting the radio-frequency signals into alternating-current signals and transmitting the alternating-current signals to the molybdenum disulfide rectifier;
the molybdenum disulfide rectifier is configured to convert the ac signal into a dc signal and charge the micro rechargeable battery 102 according to the dc signal.
Wherein the flexible rf signal receiving antenna may be made of metal wire, and the mo disulfide rectifier is a nano-scale rectifier made of mo disulfide, for example, in one embodiment, the mo disulfide rectifier is a diode rectifier, the heterojunction is composed of two layers of two-dimensional materials connected by Van der Waals force, wherein one layer of two-dimensional material is molybdenum disulfide, the other layer of two-dimensional material can be tungsten disulfide, the two-dimensional material refers to a material in which electrons can move freely (planar motion) only in two dimensions on a nanometer scale (1-100 nm), the molybdenum disulfide rectifier has the advantages of ultrathin structure and higher rectification ratio, can generate power of dozens of milliwatts in the size of a nanometer level, just meets the power demand of implantable medical equipment with lower energy consumption, and is suitable for manufacturing implantable medical equipment.
Referring to fig. 2, on the basis of fig. 1, in other embodiments, the chip for an implantable medical device further includes: a battery charge monitoring circuit 106 and a nonvolatile program memory 107 connected to the main processor 103;
the battery power monitoring circuit 106 is further connected to the micro rechargeable battery 102, and is configured to monitor a real-time remaining power of the micro rechargeable battery 102;
the program memory 107 stores a boot program, a battery level monitoring program code, and a preset level threshold, and the main processor 103 is specifically configured to load the battery level monitoring program code under the guidance of the boot program to run a battery level monitoring thread, read a real-time remaining power from the battery level monitoring circuit 106 according to the battery level monitoring thread, read the level threshold from the program memory 107, and trigger backup of main task data stored in the data memory 104 to the backup memory 105 when it is determined that the real-time remaining power is smaller than the level threshold.
The boot program, the battery power monitoring program code, and the power threshold are all written in the program memory 107 in advance, the main processor 103 can read and call in real time at a high speed, the power threshold can be flexibly set according to actual requirements, and theoretically, at least the backup of the main task data can be ensured.
It should be noted that the chip provided in the embodiment of the present application may be generated based on a haver structure, the main processor is directly connected to the program memory and the data memory through a fast transmission channel, so as to achieve fast reading and accessing of data, the data memory is implemented by a volatile memory, so as to greatly improve data storage and access efficiency, and meet a task processing requirement of the main processor, and the backup memory may be connected to the main processor through a slow transmission channel, so as to mainly play a role of backup.
Considering that the purpose of monitoring the battery power is to start a backup mechanism after the battery power is lower than a power threshold, therefore, the monitoring significance is large when the battery power is close to the power threshold, since the continuous operation of the battery power detection program may cause certain energy consumption loss, especially when the power is sufficient, the monitoring necessity is small, in some embodiments, the main processor 103 may operate the battery power monitoring thread according to a preset time interval, if the monitored battery power is higher than the power threshold, the thread is ended, and the thread is operated again after the preset time interval until the monitored battery power is lower than the power threshold, the main task data backup mechanism is triggered.
Considering that in some extreme cases, the currently monitored battery power is exactly equal to the power threshold or only slightly higher than the power threshold, if the next battery power monitoring thread is run at equal time intervals, and the time interval is longer, the remaining power may not be sufficient to complete the data backup operation, and the time interval is reduced to increase the running power consumption, in other embodiments, the main processor 103 runs the battery power monitoring thread at time intervals calculated in real time, and the time intervals are negatively correlated with the real-time remaining power, that is, the time interval is longer when the remaining power is higher, and the time interval is shortened when the remaining power is smaller, so that the power consumption can be reduced, and the data backup mechanism can be ensured to be triggered in time, wherein the negative correlation may include but is not limited to linear negative correlation, exponential negative correlation, and the like, the present application is not limited.
On the basis of the foregoing embodiment, in some modified embodiments, the main processor 103 is further configured to determine a time interval for running the battery power monitoring thread next time according to a preset mapping relationship between remaining power and time interval after reading the real-time remaining power from the battery power monitoring circuit 106. Specifically, the time intervals corresponding to different remaining power intervals may be determined by presetting a mapping relationship in the program memory 107, and after the main processor 103 reads the real-time remaining power, the corresponding time intervals may be determined according to the remaining power interval where the main processor is located.
With continued reference to fig. 2, for the backup mechanism triggered by the main processor 103, in some embodiments, the chip for an implantable medical device further includes: a secondary processor 108 connected to the primary processor 103, the data memory 104, and the backup memory 105, respectively;
the main processor 103 is specifically configured to trigger the auxiliary processor 108 to backup the main task data stored in the data memory 104 to the backup memory 105 by sending a data backup instruction to the auxiliary processor 108.
In this embodiment, two processors may be disposed on the chip, the main processor 103 is responsible for the operation and execution of the main task, and the auxiliary processor 108 is responsible for the backup of the task data, after the backup mechanism is triggered, the main processor 103 may still continue to operate and store the main task data in the data memory 104, and the auxiliary processor 108 is responsible for backing up the main task data stored in the data memory 104 in the backup memory 105, so as to improve the overall task execution efficiency and avoid the backup mechanism from generating an additional load on the main processor 103.
In other embodiments, the main task data includes a plurality of sub-task data, the data storage 104 is provided with a plurality of source data blocks for respectively storing the plurality of sub-task data, the backup storage 105 is provided with a plurality of backup data blocks, and the plurality of backup data blocks are the same in number as the plurality of source data blocks and are mapped one by one;
the auxiliary processor 108 is specifically configured to backup all subtask data stored in the data storage 104 to the backup storage 105 according to the mapping relationship between the backup data block and the source data block.
In this embodiment, both the data storage 104 and the backup storage 105 are divided into a plurality of data blocks, and the data blocks are used to store the subtask data, wherein the backup data blocks and the source data blocks are mapped one by one, so that the subtask data can be quickly and directly backed up from the data storage 104 to the backup storage 105, or the subtask data can be quickly and directly restored from the backup storage 105 to the data storage 104 according to the preset mapping relationship, thereby effectively improving the backup and restoration efficiency of the subtask data.
On the basis of the above embodiment, in some modified embodiments, the source data block and the backup data block have the same address in their respective memories but different memory identifications,
the auxiliary processor 108 is specifically configured to replace, by executing a preset memory identifier replacement instruction, the identifier of the data memory 104 in the first location information with the identifier of the backup memory 105 to generate second location information, and backup the subtask data to the backup data block corresponding to the source data block according to the second location information, where the first location information is location information of the source data block in which the subtask data is stored, and the second location information is location information of the backup data block for backing up the subtask data.
For example, the first location information includes the identifier of the data storage 104 and the address of the source data block storing the subtask data in the data storage 104, and the second location information includes the identifier of the backup storage 105 and the address of the backup data block for backing up the subtask data in the backup storage 105, which are the same, with the difference that the identifier of the data storage 104 is different from the identifier of the backup storage 105, so that, by means of the preset storage identifier replacement instruction, the secondary processor 108 can be enabled to automatically replace the identifier of the data storage 104 in the first location information with the identifier of the backup storage 105, thereby generating the second location information, and backing up the subtask data according to the second location information.
Through the embodiment, the first position information can be conveniently and quickly determined to realize backup and recovery of the subtask data only by simply replacing the memory identifier, so that the backup and recovery efficiency of the subtask data can be effectively improved, and the method has the advantages of being simple to implement and easy to realize.
In other embodiments, the main processor 103 is further connected to the human body characteristic sensor and the wireless communication module, respectively;
the main processor 103 is specifically configured to acquire human body characteristic information from the human body characteristic sensor by executing a main task, and send the human body characteristic information to an external host through the wireless communication module, where the external host is disposed outside a human body and used in cooperation with the implantable medical device.
The main tasks may include, but are not limited to, filtering, denoising, feature extraction, and the like of sensing data acquired by the human body feature sensor, so as to obtain human body feature information. The human body characteristic sensor and the wireless communication module can also be powered by the micro rechargeable battery 102.
In some variations of the embodiment of the present application, the main processor 103 is further configured to send storage location information of the subtask data in the data storage 104 to the auxiliary processor 108;
the secondary processor 108 is specifically configured to read the subtask data from the data storage 104 according to the storage location information, and store the subtask data in the backup storage 105.
The storage location information may refer to an address of a data block where the subtask data is located in the data storage 104.
In this embodiment, the storage location information is sent to the auxiliary processor 108, so that the auxiliary processor 108 can read the subtask data for backup in a targeted manner and quickly, the backup efficiency and the real-time performance are improved, and the data loss caused by the chip downtime is reduced.
On the basis of the foregoing embodiment, in some modified embodiments, the main processor 103 is further configured to send a subtask identifier corresponding to the subtask data to the auxiliary processor 108;
the secondary processor 108 is specifically configured to store the subtask identifier and the subtask data binding in the backup memory 105.
In the embodiment, the subtask identifier and the subtask data are backed up together, which is beneficial to identifying the backed-up subtask data and recovering the task by the main processor 103 according to the subtask identifier after the chip downtime is restarted, so that the efficiency and the accuracy of task recovery are improved.
On the basis of any of the foregoing embodiments, in some modified embodiments, the data storage 104 is provided with a plurality of source data blocks for storing the subtask data, and the backup storage 105 is provided with a plurality of backup data blocks, where the plurality of backup data blocks are the same in number as the plurality of source data blocks and are mapped one by one;
the auxiliary processor 108 is specifically configured to backup the subtask data to the backup data block corresponding to the source data block according to the source data block where the subtask data is located.
In this embodiment, the data storage 104 and the backup storage 105 are both divided into a plurality of data blocks, and the data blocks are used to store the subtask data, wherein the backup data blocks and the source data blocks are mapped one by one, and the subtask data can be backed up into the backup data blocks mapped with the source data blocks according to the preset mapping relationship, so as to omit operations such as address allocation, and the like, thereby effectively improving the backup efficiency.
In some cases, with the continuous execution of a task, it is necessary to erase old data in a backup memory according to a preset erasure logic to write new data, but after the chip is down and restarted, because part of old subtask data has been deleted and the remaining subtask data is not enough to restore the task process, in some modified embodiments of the embodiment of the present application, the data memory 104 is provided with a plurality of source data blocks for storing the subtask data, the backup memory 105 is provided with a plurality of backup data block sets, and each backup data block set includes a plurality of backup data blocks which are the same in number as the plurality of source data blocks and are mapped one by one;
the auxiliary processor 108 is specifically configured to select a target data block set from the multiple backup data block sets according to a preset sequence, and write the subtask data into a backup data block in the target data block set, where the backup data block corresponds to a source data block where the subtask data is located.
Through the above embodiment, the source data block and the backup data block form a one-to-many relationship, so that when the source data block is full of data and needs to be erased and rewritten, the subtask data that has been backed up in the backup data block does not need to be erased, but the subtask data that is newly written in the source data block can be backed up in the backup data block in the next backup data block set, thereby retaining more old subtask data as much as possible, reducing erasure of the subtask data backed up in the backup memory 105 by the currently running task, and contributing to improving the success rate of task recovery.
On the basis of the foregoing embodiments, in some specific embodiments, the auxiliary processor 108 is further specifically configured to select a next target data block set from the multiple backup data block sets according to a preset erasing and writing sequence after the target data block set is fully written, and write newly acquired subtask data into a backup data block, corresponding to a source data block where the subtask data is located, in the next target data block set.
Through the above embodiment, when the source data block is full of writes and needs to be erased and rewritten, the subtask data that has been backed up in the backup data block does not need to be erased, but the subtask data that is newly written into the source data block can be backed up in the backup data block in the next backup data block set, so that more old subtask data can be retained as much as possible, the erasure of the subtask data backed up in the backup memory 105 by the currently running task is reduced, and the success rate of task recovery can be improved.
The above description mainly provides an exemplary description of a data backup stage of a chip for an implantable medical device, and the following description is continued to an exemplary task recovery part, where the task recovery part has at least the following two embodiments, which are respectively described below:
the first scheme is as follows: the subtask data is restored to the data storage 104 by the auxiliary processor 108, and the subtask data restoration task is read from the data storage 104 by the main processor 103.
Specifically, on the basis of any of the above embodiments, the main processor 103 is further configured to send a data recovery triggering instruction to the auxiliary processor 108 after the chip for the implantable medical device is down and restarted;
the secondary processor 108 is further configured to restore the subtask data stored in the backup memory 105 to the data memory 104 in response to the data restoration triggering instruction;
the main processor 103 is further configured to recover the tasks executed before downtime according to the subtask data stored in the data storage 104.
By the embodiment, the backup and recovery work of the subtask data is performed by the auxiliary processor 108, and the main processor 103 can be dedicated to executing the program task, so that the execution and recovery of the task are completely separated from the backup and recovery of the subtask data, the main processor 103 concentrates the resource processing task, the task execution efficiency is improved, the operation load caused by triggering the backup operation by the main processor 103 and reading the backup data from the backup memory 105 can be saved, and the resource utilization rate of the main processor 103 is improved.
In some modified embodiments of the embodiment of the present application, the data storage 104 is provided with a plurality of source data blocks for storing the subtask data, and the backup storage 105 is provided with a plurality of backup data blocks, where the plurality of backup data blocks are the same in number as the plurality of source data blocks and are mapped one by one;
the auxiliary processor 108 is specifically configured to, in response to the data recovery triggering instruction, detect a backup data block in the backup memory 105, where subtask data is stored, and recover the subtask data in the backup data block to a source data block corresponding to the backup data block.
In this embodiment, the data storage 104 and the backup storage 105 are divided into a plurality of data blocks, and the data blocks are used to store the subtask data, wherein the backup data blocks and the source data blocks are mapped one by one, so that the subtask data can be directly restored from the backup storage 105 to the data storage 104 according to the preset mapping relationship, which can effectively improve the recovery efficiency of the subtask data.
In some specific embodiments, the source data block and the backup data block have the same address in the respective memories but different memory identifications;
the auxiliary processor 108 is specifically configured to replace, by executing a preset memory identifier replacement instruction, a backup memory 105 identifier in second location information with a data memory 104 identifier to generate first location information, and restore the subtask data to the source data block corresponding to the backup data block according to the first location information, where the first location information is location information of the source data block storing the subtask data, and the second location information is location information of a backup data block used for backing up the subtask data.
Through the embodiment, the first position information can be conveniently and quickly determined to realize the recovery of the subtask data only by simply replacing the memory identifier, the recovery efficiency of the subtask data can be effectively improved, and the method and the device have the advantages of simplicity in implementation and easiness in implementation.
It should be noted that, for the case that the backup memory 105 is provided with a plurality of backup data block sets, the auxiliary processor 108 only needs to restore the subtask data in the backup data block set where the latest backup subtask data is located, and does not need to restore data in other backup data block sets, so as to achieve the same effect as the foregoing embodiment.
It is easy to understand that multiple subtasks may be executed in parallel or in series, and for the case of serial execution, only the latest subtask data is needed when a task is recovered, and it is not necessary to use the previous subtask data, for which, in some modified embodiments of the embodiment of the present application, a subtask identifier is bound to the subtask data backed up in the backup memory 105;
the auxiliary processor 108 is further configured to send a latest backup subtask identifier corresponding to a latest backup subtask data to the main processor 103 in response to the data recovery triggering instruction, receive an essential subtask identifier sent by the main processor 103, and select a corresponding subtask data from the backup memory 105 to be recovered to the data memory 104 according to the essential subtask identifier, where the essential subtask identifier is a subtask identifier corresponding to a subtask data required to recover the task, which is determined according to the task progress by the main processor 103 after determining a task progress before downtime according to the latest backup subtask identifier.
Through the embodiment, the auxiliary processor 108 may perform information interaction with the main processor 103 at first, so that the main processor 103 determines the task progress before downtime according to the latest backup subtask identifier, and determines subtask data necessary for recovering the task according to the task progress, so that the auxiliary processor 108 can specifically recover part of subtask data necessary for the task, and thus, recovery of the task can be achieved without recovering all subtask data, and thus, invalid work of the auxiliary processor 108 can be effectively avoided, resource utilization rate is improved, and task recovery efficiency is improved as a whole.
It should be noted that, the above embodiment is applicable to the case where the backup memory 105 is provided with a plurality of backup data block sets, and since the task recovery may use the subtask data generated by a plurality of subtasks before and after the task, the auxiliary processor 108 may query and recover all subtask data necessary for the recovery task in all backup data block sets, thereby effectively improving the success rate of task recovery.
In addition, since the recovery of the subtask data is implemented by the auxiliary processor 108, in some embodiments, the main processor 103 is specifically configured to trigger the task that is executed before the recovery is down according to the subtask data stored in the data storage 104 after receiving the subtask data recovery completion information sent by the auxiliary processor 108.
Through the embodiment, the auxiliary processor 108 can send subtask data recovery completion information to the main processor 103 after completing the subtask data, and the main processor 103 triggers the recovery task after receiving the information, so that the task recovery failure caused by incomplete data due to task recovery in advance is avoided, and the task recovery success rate is improved.
The second scheme is as follows: the subtask data recovery task is read directly from the backup memory 105 by the main processor 103.
Specifically, on the basis of any of the above embodiments, the main processor 103 is further configured to detect whether sub-task data to be recovered exists in the backup memory 105 after the chip for the implantable medical device is down and restarted, if so, recover the task that is executed before being down according to the sub-task data stored in the backup memory 105, and if not, read the program instructions from the program memory 107 to execute a new task.
By the embodiment, after the main processor 103 is restarted, the subtask data can be directly read from the backup memory 105 and the task can be recovered, the implementation is simple, the task recovery efficiency is high, and after the task is recovered, the main processor 103 can be quickly put into the continuous execution of the task, so that the task execution efficiency is improved.
In some modified embodiments, the main processor 103 is further configured to control the external multimedia device to issue a task recovery trigger request when detecting that there is subtask data to be recovered in the backup memory 105, and after detecting a task recovery trigger operation input by a user for the task recovery trigger request, recover a task that was executed before the downtime according to the subtask data stored in the backup memory 105, or after detecting that no task recovery trigger operation is input by the user for the task recovery trigger request or detecting a new task trigger operation input by the user, read program instructions from the program memory 107 to execute the new task.
By the aid of the method and the device, whether the recovery task is triggered or not can be determined by a user in a man-machine interaction mode, autonomous operation requirements of the user are met, and higher flexibility and freedom are achieved.
In addition, since the main processor 103 directly reads the subtask data recovery task from the backup memory 105 in the embodiment of the present application, the embodiment of the present application is particularly suitable for the situation where a plurality of backup data block sets are set in the backup memory 105, so that all subtask data required by the recovery task can be searched from more and more comprehensive backup data blocks and the task recovery can be completed, and the task recovery success rate can be effectively improved.
In the above embodiment, a chip for an implantable medical device is provided, and for the same inventive concept, the present application also provides an implantable medical device corresponding to the chip for an implantable medical device provided in the foregoing embodiment, and the chip for an implantable medical device provided in any of the foregoing embodiments is configured in the implantable medical device.
The implantable medical device provided in the embodiment of the present application and the chip for an implantable medical device provided in the foregoing embodiment of the present application have the same or corresponding beneficial effects based on the same inventive concept, and are not described herein again.
It should be noted that the flowchart and block diagrams in the figures illustrate the architecture, functionality, and operation of possible implementations of systems, methods and computer program products according to various embodiments of the present application. In this regard, each block in the flowchart or block diagrams may represent a module, segment, or portion of code, which comprises one or more executable instructions for implementing the specified logical function(s). It should also be noted that, in some alternative implementations, the functions noted in the block may occur out of the order noted in the figures. For example, two blocks shown in succession may, in fact, be executed substantially concurrently, or the blocks may sometimes be executed in the reverse order, depending upon the functionality involved. It will also be noted that each block of the block diagrams and/or flowchart illustration, and combinations of blocks in the block diagrams and/or flowchart illustration, can be implemented by special purpose hardware-based systems which perform the specified functions or acts, or combinations of special purpose hardware and computer instructions.
It is clear to those skilled in the art that, for convenience and brevity of description, the specific working processes of the above-described systems, apparatuses and units may refer to the corresponding processes in the foregoing method embodiments, and are not described herein again.
In the several embodiments provided in the present application, it should be understood that the disclosed apparatus and method may be implemented in other ways. The above-described embodiments of the apparatus are merely illustrative, and for example, the division of the units is only one logical division, and there may be other divisions when actually implemented, and for example, a plurality of units or components may be combined or integrated into another system, or some features may be omitted, or not executed. In addition, the shown or discussed mutual coupling or direct coupling or communication connection may be an indirect coupling or communication connection of devices or units through some communication interfaces, and may be in an electrical, mechanical or other form.
The units described as separate parts may or may not be physically separate, and parts displayed as units may or may not be physical units, may be located in one place, or may be distributed on a plurality of network units. Some or all of the units can be selected according to actual needs to achieve the purpose of the solution of the embodiment.
In addition, functional units in the embodiments of the present application may be integrated into one processing unit, or each unit may exist alone physically, or two or more units are integrated into one unit.
The functions, if implemented in the form of software functional units and sold or used as a stand-alone product, may be stored in a computer readable storage medium. Based on such understanding, the technical solutions of the present application or portions thereof that substantially contribute to the prior art may be embodied in the form of a software product, which is stored in a storage medium and includes several instructions for causing a computer device (which may be a personal computer, a server, or a network device) to execute all or part of the steps of the methods described in the embodiments of the present application. And the aforementioned storage medium includes: a U-disk, a removable hard disk, a Read-Only Memory (ROM), a Random Access Memory (RAM), a magnetic disk or an optical disk, and other various media capable of storing program codes.
Finally, it should be noted that: the above embodiments are only used for illustrating the technical solutions of the present application, and not for limiting the same; although the present application has been described in detail with reference to the foregoing embodiments, it should be understood by those of ordinary skill in the art that: the technical solutions described in the foregoing embodiments may still be modified, or some or all of the technical features may be equivalently replaced; such modifications and substitutions do not depart from the spirit and scope of the present disclosure, and the present disclosure should be construed as being covered by the claims and the specification.
Claims (10)
1. A chip for an implantable medical device, comprising: the system comprises a radio frequency signal charging circuit, a miniature rechargeable battery, a main processor, a volatile data memory and a nonvolatile backup memory;
the radio frequency signal charging circuit is connected with the miniature rechargeable battery and used for generating electric energy according to radio frequency signals in the environment and charging the miniature rechargeable battery;
the main processor, the data storage and the backup storage are all connected with the micro rechargeable battery and powered by the micro rechargeable battery;
the main processor is a multi-thread processor and is used for running an independent battery electric quantity monitoring thread while executing a main task, and triggering the main task data stored in the data memory to be backed up in the backup memory when the battery electric quantity monitoring thread monitors that the electric quantity of the micro rechargeable battery is lower than a preset electric quantity threshold value, so that the main task is recovered according to the backed-up main task data after the main processor is crashed and restarted.
2. The chip for an implantable medical device according to claim 1, wherein the radio frequency signal charging circuit comprises a flexible radio frequency signal receiving antenna and a molybdenum disulfide rectifier connected to the radio frequency signal receiving antenna;
the flexible radio-frequency signal receiving antenna is used for capturing radio-frequency signals in the environment, converting the radio-frequency signals into alternating-current signals and transmitting the alternating-current signals to the molybdenum disulfide rectifier;
the molybdenum disulfide rectifier is used for converting the alternating current signals into direct current signals and charging the miniature rechargeable battery according to the direct current signals.
3. The chip for an implantable medical device of claim 1, further comprising: a battery charge monitoring circuit and a non-volatile program memory connected to the main processor;
the battery electric quantity monitoring circuit is also connected with the miniature rechargeable battery and is used for monitoring the real-time residual electric quantity of the miniature rechargeable battery;
the main processor is specifically configured to load the battery power monitoring program code under the guidance of the startup boot program to run a battery power monitoring thread, read a real-time remaining power from the battery power monitoring circuit according to the battery power monitoring thread, read the power threshold from the program memory, and trigger the backup of the main task data stored in the data memory to the backup memory when it is determined that the real-time remaining power is less than the power threshold.
4. The chip for an implantable medical device according to claim 3, wherein the main processor runs the battery charge monitoring thread at a time interval calculated in real time, the time interval being inversely related to the real-time remaining charge.
5. The chip for an implantable medical device according to claim 4, wherein the main processor is further configured to determine a time interval for running the battery power monitoring thread next time according to a preset remaining power-time interval mapping relationship after reading the real-time remaining power from the battery power monitoring circuit.
6. The chip for an implantable medical device of claim 1, further comprising: the auxiliary processor is respectively connected with the main processor, the data memory and the backup memory;
the main processor is specifically configured to trigger the auxiliary processor to backup the main task data stored in the data memory to the backup memory by sending a data backup instruction to the auxiliary processor.
7. The chip for implantable medical device according to claim 6, wherein the main task data includes a plurality of subtask data, the data storage is provided with a plurality of source data blocks for respectively storing the plurality of subtask data, the backup storage is provided with a plurality of backup data blocks, and the plurality of backup data blocks are the same in number as the plurality of source data blocks and are mapped one to one;
the auxiliary processor is specifically configured to backup all subtask data stored in the data storage to the backup storage according to the mapping relationship between the backup data block and the source data block.
8. The chip for implantable medical device according to claim 7, wherein the source data block and the backup data block have the same address but different memory identifications in their respective memories,
the auxiliary processor is specifically configured to replace a data storage identifier in the first location information with a backup storage identifier by executing a preset storage identifier replacement instruction to generate second location information, and backup the subtask data to the backup data block corresponding to the source data block according to the second location information, where the first location information is location information of the source data block in which the subtask data is stored, and the second location information is location information of the backup data block used for backing up the subtask data.
9. The chip for an implantable medical device according to claim 1, wherein the main processor is further connected to the body characteristic sensor and the wireless communication module, respectively;
the main processor is specifically used for acquiring human body characteristic information from the human body characteristic sensor by executing a main task and sending the human body characteristic information to an external host through the wireless communication module, and the external host is arranged outside a human body and is matched with the implanted medical equipment for use.
10. An implantable medical device, characterized in that it is equipped with a chip for an implantable medical device according to any one of claims 1 to 9.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202210543424.7A CN114721878A (en) | 2022-05-19 | 2022-05-19 | Chip for implantable medical device and implantable medical device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202210543424.7A CN114721878A (en) | 2022-05-19 | 2022-05-19 | Chip for implantable medical device and implantable medical device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN114721878A true CN114721878A (en) | 2022-07-08 |
Family
ID=82230360
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202210543424.7A Pending CN114721878A (en) | 2022-05-19 | 2022-05-19 | Chip for implantable medical device and implantable medical device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN114721878A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN116227611A (en) * | 2023-05-10 | 2023-06-06 | 中诚华隆计算机技术有限公司 | Quantum computing device capable of providing stable low-temperature environment |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101612451A (en) * | 2009-07-31 | 2009-12-30 | 广东省医疗器械研究所 | Chargeable implant cardiac pacemaker device and charging method thereof |
| US20120179056A1 (en) * | 2011-01-12 | 2012-07-12 | Moulder J Christopher | Apparatus and method for detection of lead failure in an implantable medical device |
| CN111737053A (en) * | 2020-06-22 | 2020-10-02 | 山东大学 | Instruction analysis-based nonvolatile processor backup method and system |
-
2022
- 2022-05-19 CN CN202210543424.7A patent/CN114721878A/en active Pending
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101612451A (en) * | 2009-07-31 | 2009-12-30 | 广东省医疗器械研究所 | Chargeable implant cardiac pacemaker device and charging method thereof |
| US20120179056A1 (en) * | 2011-01-12 | 2012-07-12 | Moulder J Christopher | Apparatus and method for detection of lead failure in an implantable medical device |
| CN111737053A (en) * | 2020-06-22 | 2020-10-02 | 山东大学 | Instruction analysis-based nonvolatile processor backup method and system |
Non-Patent Citations (1)
| Title |
|---|
| 新浪科技综合: "用WiFi信号发电！MIT新研究改写充电方式", 《HTTPS://TECH.SINA.COM.CN/D/I/2019-01-31/DOC-IHRFQZKA2577140.SHTML》 * |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN116227611A (en) * | 2023-05-10 | 2023-06-06 | 中诚华隆计算机技术有限公司 | Quantum computing device capable of providing stable low-temperature environment |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP4495172B2 (en) | Apparatus and method for collecting block of nonvolatile memory according to power supply state | |
| US9639423B2 (en) | Method and apparatus for recovering metadata lost during an unexpected power down event | |
| US8838918B2 (en) | Information processing apparatus and data backup method | |
| CN114721878A (en) | Chip for implantable medical device and implantable medical device | |
| JP2013061799A (en) | Memory device, control method for memory device and controller | |
| EP2216719A1 (en) | Mobile electronic apparatus and data management method in mobile electronic apparatus | |
| US20180125147A1 (en) | Wearable article with a kinetic energy generator | |
| CN111045870B (en) | Method, device and medium for saving and restoring metadata | |
| JP2009157756A (en) | Information processing apparatus and data recovering method | |
| US20100145915A1 (en) | Storage apparatus and data restoring method used therein | |
| CN114721879B (en) | SOC (System on chip), data backup method for SOC and electronic equipment | |
| US9740571B1 (en) | Intelligent continuous data protection snapshot based backups | |
| CN114721880A (en) | Task recovery method, SOC chip and electronic equipment | |
| CN111413623A (en) | Method and device for calculating residual electric quantity and computer readable storage medium | |
| CN103744746B (en) | A kind of intelligent card records backup based on index and restoration methods | |
| CN114996203B (en) | SOC chip, capsule endoscope robot and capsule endoscope system | |
| EP2273373A1 (en) | Storing of frequently modified data in an IC card | |
| CN112306534A (en) | Firmware upgrading method and device, electronic equipment and storage medium | |
| CN113791602B (en) | Deep space exploration application-oriented high-efficiency load exploration control method | |
| US20230350666A1 (en) | Systems and methods for executing firmware upgrades | |
| CN110691135A (en) | Equipment data uploading method and system, Internet of things module and storage medium | |
| CN111427518B (en) | Data protection method and NVDIMM | |
| JP5932499B2 (en) | Electronic equipment, electronic clock and program | |
| CN111324488B (en) | Program backup processing method and device | |
| CN116049022A (en) | Electric energy meter freezing data storage method, electric energy meter and storage medium |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20220708 |