CN114582984A - Low-cost solar cell and preparation method thereof - Google Patents
Low-cost solar cell and preparation method thereof Download PDFInfo
- Publication number
- CN114582984A CN114582984A CN202210063416.2A CN202210063416A CN114582984A CN 114582984 A CN114582984 A CN 114582984A CN 202210063416 A CN202210063416 A CN 202210063416A CN 114582984 A CN114582984 A CN 114582984A
- Authority
- CN
- China
- Prior art keywords
- passivation layer
- solar cell
- barrier film
- depositing
- junction
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000002360 preparation method Methods 0.000 title abstract description 6
- 238000002161 passivation Methods 0.000 claims abstract description 46
- 230000004888 barrier function Effects 0.000 claims abstract description 40
- 239000000758 substrate Substances 0.000 claims abstract description 23
- 238000000034 method Methods 0.000 claims abstract description 16
- 238000005240 physical vapour deposition Methods 0.000 claims abstract description 9
- 230000009471 action Effects 0.000 claims abstract description 8
- YVIMHTIMVIIXBQ-UHFFFAOYSA-N [SnH3][Al] Chemical compound [SnH3][Al] YVIMHTIMVIIXBQ-UHFFFAOYSA-N 0.000 claims abstract description 7
- 238000004519 manufacturing process Methods 0.000 claims abstract description 7
- 238000000576 coating method Methods 0.000 claims abstract description 3
- 238000001704 evaporation Methods 0.000 claims abstract description 3
- 230000008020 evaporation Effects 0.000 claims abstract description 3
- 238000000151 deposition Methods 0.000 claims description 35
- 229910021417 amorphous silicon Inorganic materials 0.000 claims description 23
- 229910052782 aluminium Inorganic materials 0.000 claims description 21
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims description 21
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 claims description 20
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 10
- 229910052710 silicon Inorganic materials 0.000 claims description 10
- 239000010703 silicon Substances 0.000 claims description 10
- 229910021424 microcrystalline silicon Inorganic materials 0.000 claims description 8
- 229910021419 crystalline silicon Inorganic materials 0.000 claims description 6
- 238000002207 thermal evaporation Methods 0.000 claims description 6
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 claims description 4
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 claims description 4
- 229910052796 boron Inorganic materials 0.000 claims description 4
- 239000000463 material Substances 0.000 claims description 4
- 229910052698 phosphorus Inorganic materials 0.000 claims description 4
- 239000011574 phosphorus Substances 0.000 claims description 4
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 3
- 230000000295 complement effect Effects 0.000 claims description 3
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 3
- 238000000059 patterning Methods 0.000 claims 1
- 238000006243 chemical reaction Methods 0.000 abstract description 6
- 230000008569 process Effects 0.000 abstract description 6
- 238000001465 metallisation Methods 0.000 abstract description 5
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 6
- 229910052709 silver Inorganic materials 0.000 description 6
- 239000004332 silver Substances 0.000 description 6
- 230000000052 comparative effect Effects 0.000 description 5
- 238000010586 diagram Methods 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- 239000004020 conductor Substances 0.000 description 2
- 229910052751 metal Inorganic materials 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 238000003466 welding Methods 0.000 description 2
- 101001073212 Arabidopsis thaliana Peroxidase 33 Proteins 0.000 description 1
- 101001123325 Homo sapiens Peroxisome proliferator-activated receptor gamma coactivator 1-beta Proteins 0.000 description 1
- 102100028961 Peroxisome proliferator-activated receptor gamma coactivator 1-beta Human genes 0.000 description 1
- 230000006978 adaptation Effects 0.000 description 1
- 239000010953 base metal Substances 0.000 description 1
- 238000005336 cracking Methods 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 239000007888 film coating Substances 0.000 description 1
- 238000009501 film coating Methods 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 238000003475 lamination Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000004806 packaging method and process Methods 0.000 description 1
- 238000007639 printing Methods 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 238000007650 screen-printing Methods 0.000 description 1
- 239000002002 slurry Substances 0.000 description 1
- 238000012360 testing method Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/02—Details
- H01L31/0224—Electrodes
- H01L31/022408—Electrodes for devices characterised by at least one potential jump barrier or surface barrier
- H01L31/022425—Electrodes for devices characterised by at least one potential jump barrier or surface barrier for solar cells
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/02—Details
- H01L31/0224—Electrodes
- H01L31/022408—Electrodes for devices characterised by at least one potential jump barrier or surface barrier
- H01L31/022425—Electrodes for devices characterised by at least one potential jump barrier or surface barrier for solar cells
- H01L31/022433—Particular geometry of the grid contacts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/04—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
- H01L31/06—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers
- H01L31/072—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers the potential barriers being only of the PN heterojunction type
- H01L31/0745—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers the potential barriers being only of the PN heterojunction type comprising a AIVBIV heterojunction, e.g. Si/Ge, SiGe/Si or Si/SiC solar cells
- H01L31/0747—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers the potential barriers being only of the PN heterojunction type comprising a AIVBIV heterojunction, e.g. Si/Ge, SiGe/Si or Si/SiC solar cells comprising a heterojunction of crystalline and amorphous materials, e.g. heterojunction with intrinsic thin layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/18—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
- H01L31/20—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof such devices or parts thereof comprising amorphous semiconductor materials
- H01L31/202—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof such devices or parts thereof comprising amorphous semiconductor materials including only elements of Group IV of the Periodic Table
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
- Y02E10/00—Energy generation through renewable energy sources
- Y02E10/50—Photovoltaic [PV] energy
Abstract
The invention discloses a low-cost solar cell and a preparation method thereof, wherein the solar cell comprises a cell substrate, a surface passivation layer, a field passivation layer, a PN junction, a transparent conductive film layer, and a main grid electrode and a fine grid electrode which are arranged on the transparent conductive film layer, wherein the main grid electrode and the fine grid electrode are of an aluminum-tin laminated structure, and are arranged vertically. The invention is prepared by adopting a non-contact physical vapor deposition or evaporation coating method, and forms graphics by a physical mask method, wherein the physical mask method adopts a barrier film as a mask plate, and the barrier film is adhered by electrostatic action. The structure provided by the invention, which combines the solar cell adopting the metallization scheme with lower cost and the low-temperature process, has the advantages that the cell manufacturing cost is greatly reduced while the higher conversion efficiency is kept, and the commercial value is very high.
Description
Technical Field
The invention belongs to the field of solar cells, and particularly relates to a low-cost solar cell and a preparation method thereof.
Background
Solar cells have become one of the key energy sources for national and even global development and application as a clean energy source. Among them, silicon-based solar cells are the most widely and mature solar cell technology developed at present. The continuous improvement of the conversion efficiency of the silicon-based solar cell promotes the continuous reduction of the power consumption cost of the whole photovoltaic system, and basically reaches the level of the flat-price internet access. However, the silicon-based battery technology has the problems of high manufacturing cost, wherein the most important cost problem is caused by high cost of metallization, a method of screen printing silver paste is widely adopted at present, and high printing consumption is the main reason of the problem. With the increasing amount of photovoltaic devices, the growing problem of the commonly used silver amount of heterojunction cells, traditional PERC cells and TOPCON cells becomes more prominent.
Disclosure of Invention
The purpose of the invention is as follows: in order to overcome the defect of high metallization cost of a silicon-based solar cell, the invention provides a scheme of combining a laminated structure of base metals of aluminum and tin with a cell technology, and the scheme also adopts a non-contact mask film coating mode to further avoid the problem of hidden cracking caused by a contact process in the flaking process.
The technical scheme is as follows:
a low-cost solar cell comprises a cell substrate, a surface passivation layer, a field passivation layer, a PN junction, a transparent conductive film layer, a main grid electrode and a fine grid electrode, wherein the main grid electrode and the fine grid electrode are arranged on the transparent conductive film layer, the fine grid electrode is of an aluminum-tin laminated structure, and the main grid electrode and the fine grid electrode are perpendicular to each other.
The main grid electrode and the fine grid electrode are both of an aluminum-tin laminated structure
Further, the cell substrate is an N-type or P-type crystalline silicon wafer; the surface passivation layer is intrinsic amorphous silicon; the field passivation layer is amorphous silicon or microcrystalline silicon doped with phosphorus; the PN junction is amorphous silicon or microcrystalline silicon doped with boron; the transparent conductive film layer is TCO.
Further, the low-cost solar cell is a single-sided cell or a double-sided cell;
the double-sided battery structure is as follows: the solar cell comprises a cell substrate, surface passivation layers arranged on an illuminated surface and a backlight surface of the cell substrate, and a field passivation layer and a PN junction which are respectively arranged on the two surface passivation layers, wherein transparent conductive film layers are respectively deposited outside the field passivation layer and the PN junction, and a main gate electrode and a fine gate electrode are arranged on the transparent conductive film layers;
the single-sided battery structure is as follows: the solar cell comprises a cell substrate and surface passivation layers arranged on an illuminated surface and a backlight surface of the cell substrate, wherein a field passivation layer and a PN junction are arranged on the surface passivation layer of the backlight surface, a transparent conductive film layer is deposited outside the field passivation layer and the PN junction, a transparent conductive film layer is also deposited on the surface passivation layer of the illuminated surface, and a main gate electrode and a fine gate electrode are arranged on the transparent conductive film layer.
Further, in the aluminum tin lamination, tin is arranged on the outer layer; wherein the thickness of the aluminum layer is 0.1-50 μm, and the thickness of the tin layer is 0.005-20 μm.
Further, the width of each main grid electrode is 0.01-0.5mm on average; the width of the fine grid electrode is 0.005-0.15mm on average.
The preparation method of the low-cost solar cell adopts a non-contact physical vapor deposition or evaporation coating method to prepare, and forms the graphics through a physical mask method, wherein the physical mask method adopts a barrier film as a mask plate, and the barrier film is adhered through electrostatic action.
Further, the barrier film is made of high-temperature-resistant PVC material.
Further, the preparation method of the low-cost solar cell specifically comprises the following steps:
s1, selecting an N-type or P-type crystalline silicon wafer as a cell substrate (11), and depositing intrinsic amorphous silicon on the light receiving surface and the backlight surface of the cell substrate (11) as a surface passivation layer;
s2, when designing a bifacial battery:
s21, respectively depositing a field passivation layer and a PN junction on the intrinsic amorphous silicon of the light receiving surface and the backlight surface;
s22, respectively depositing corresponding TCO layers on two sides;
s23, finally, attaching the patterned barrier film to the surface of the TCO through electrostatic action, further depositing aluminum and tin on the surface of the silicon wafer in sequence in a PVD or thermal evaporation mode, depositing a laminated structure of the aluminum and the tin on the opening part of the barrier film to serve as a main fine gate electrode, and finally taking down the barrier film;
s3, when designing a single-sided battery:
s31, depositing a silicon nitride film on the intrinsic amorphous silicon surface of the light receiving surface; pasting a patterned barrier film on the intrinsic amorphous silicon of the backlight surface through electrostatic action to be used as a mask, and then depositing one of a field passivation layer or a PN junction;
s32, removing the barrier film, then pasting the barrier film with the complementary pattern as a mask, and depositing the other one of the field passivation layer or the PN junction;
s33, then pasting a graphical barrier film on the field passivation layer and the PN junction, and depositing TCO;
and S34, finally, attaching the patterned barrier film to the surface of the TCO, sequentially depositing aluminum and tin on the surface of the silicon wafer in a PVD or thermal evaporation mode, depositing a laminated structure of the aluminum and the tin at the opening part of the barrier film to serve as a main fine gate electrode, and finally taking down the barrier film.
Advantageous effects
The structure provided by the invention, which combines the solar cell adopting the metallization scheme with lower cost and the low-temperature process, has the advantages that the cell manufacturing cost is greatly reduced while the higher conversion efficiency is kept, and the commercial value is very high. On one hand, the cost of the conductive material is greatly reduced by adopting the conductive substrate mainly made of aluminum, although the conductivity of pure metal aluminum is not as good as that of pure metal silver, the conductive material still needs to be better than the silver paste in the form of slurry, the thin grid line can be made thinner by combining with the scheme of electrostatic pasting a mask, and the electrical performance can be obviously improved by matching with the whole process of the battery; on the other hand, the deposition of the tin layer is added on the aluminum layer, so that the aluminum layer is protected from being oxidized, and in the welding step in the manufacturing process of the assembly, the welding strip and the grid line (especially the thin grid line) can be connected effectively, and the packaging loss from the battery to the assembly is further reduced.
Drawings
FIG. 1 is a schematic diagram of a battery of the present invention;
FIG. 2 is a schematic diagram showing the structure of a battery according to example 1 of the present invention;
FIG. 3 is a schematic diagram of a battery according to embodiment 2 of the present invention;
number designation in the figures: 11-cell substrate, 121 is the main gate electrode and 122 is the fine gate electrode.
Detailed Description
Reference will now be made in detail to embodiments of the present invention, examples of which are illustrated in the accompanying drawings. The embodiments described below with reference to the accompanying drawings are illustrative only for the purpose of explaining the present invention, and are not to be construed as limiting the present invention.
Example 1:
the embodiment designs a double-sided heterojunction solar cell with an aluminum-tin laminated electrode
With reference to fig. 1 and 2, the method specifically includes the following steps:
s1, selecting an N-type or P-type crystalline silicon wafer as a cell substrate 11, and depositing intrinsic amorphous silicon on the light receiving surface and the backlight surface of the cell substrate 11 as a surface passivation layer;
s2, respectively depositing a field passivation layer and a PN junction on the intrinsic amorphous silicon of the light receiving surface and the backlight surface; the field passivation layer is amorphous silicon or microcrystalline silicon doped with phosphorus; the PN junction is amorphous silicon or microcrystalline silicon doped with boron; the barrier film is made of high-temperature-resistant PVC material;
s3, respectively depositing corresponding TCO layers on two sides;
s4, finally, attaching the patterned barrier film to the surface of the TCO through electrostatic action, further depositing aluminum and tin on the surface of the silicon wafer in sequence in a PVD or thermal evaporation mode, depositing a laminated structure of the aluminum and the tin on the opening part of the barrier film to serve as a main fine gate electrode, and finally taking down the barrier film; the thickness of the aluminum layer is 0.1-50 μm, and the thickness of the tin layer is 0.005-20 μm; the width of the main gate electrode 121 is 0.01-0.5mm per average; the width of the fine gate electrode 122 is 0.005-0.15mm on average per one.
Example 2:
the embodiment designs a single-sided heterojunction solar cell with an aluminum-tin laminated electrode
S1, selecting an N-type or P-type crystalline silicon wafer as a cell substrate 11, and depositing intrinsic amorphous silicon on the light receiving surface and the backlight surface of the cell substrate 11 as a surface passivation layer;
s2, depositing a silicon nitride film on the intrinsic amorphous silicon surface of the light receiving surface; pasting a graphical barrier film on the intrinsic amorphous silicon of the backlight surface as a mask, and then depositing one of a field passivation layer or a PN junction; the field passivation layer is amorphous silicon or microcrystalline silicon doped with phosphorus; the PN junction is amorphous silicon or microcrystalline silicon doped with boron; the barrier film is made of high-temperature-resistant PVC material;
s3, removing the barrier film, then pasting the barrier film with the complementary pattern as a mask, and depositing the other one of the field passivation layer or the PN junction;
s4, then pasting a graphical barrier film on the field passivation layer and the PN junction, and depositing TCO;
s5, finally, attaching the patterned barrier film to the surface of the TCO, sequentially depositing aluminum and tin on the surface of the silicon wafer in a PVD or thermal evaporation mode, depositing a laminated structure of the aluminum and the tin at the opening part of the barrier film to serve as a main fine gate electrode, and finally taking down the barrier film; the thickness of the aluminum layer is 0.1-50 μm, and the thickness of the tin layer is 0.005-20 μm; the width of the main gate electrode 121 is 0.01-0.5mm per average; the width of the fine gate electrode 122 is 0.005-0.15mm on average per one.
Comparative example:
the embodiment designs a double-sided heterojunction solar cell adopting a silver paste electrode
The difference from example 1 is that the main fine gate electrode is a silver paste electrode.
The above description is only of the preferred embodiments of the present invention, and it should be noted that: it will be apparent to those skilled in the art that various modifications and adaptations can be made without departing from the principles of the invention and these are intended to be within the scope of the invention.
Table 1 shows the corresponding electrical property data for comparative example, example 1, example 2, comparative example. Shown in table 1: eta is the conversion efficiency (%) of the battery, Voc is the open-circuit voltage (V) of the battery, Isc is the short-circuit current (mA), and FF is the fill factor (%) of the battery. From the test data, it can be seen that the final conversion efficiency of the experimental group of examples 1 and 2 is substantially equal to that of the comparative group. The structure provided by the invention, which combines the solar cell adopting the metallization scheme with lower cost and the low-temperature process, has the advantages that the cell manufacturing cost is greatly reduced while the higher conversion efficiency is kept, and the commercial value is very high.
TABLE 1
Eta(%) | Voc(V) | Isc(A) | FF(%) | Rs(Ω) | Rsh(Ω) | |
Comparative example | 0.00 | 0.000 | 0.000 | 0.00 | 0.0000 | 0 |
Example 1 | 0.2 | 0.000 | 0.045 | 0.3 | -0.001 | 206 |
Example 2 | 1.0 | 0.003 | 0.350 | 0.2 | -0.001 | 352 |
Claims (9)
1. The solar cell with low cost comprises a cell substrate (11), a surface passivation layer, a field passivation layer, a PN junction, a transparent conductive film layer, a main grid electrode (121) and a fine grid electrode (122) which are arranged on the transparent conductive film layer, and is characterized in that the fine grid electrode (122) is of an aluminum-tin laminated structure, and the main grid electrode (121) and the fine grid electrode (122) are arranged in a mutually vertical mode.
2. A low cost solar cell according to claim 1, wherein the main grid electrode (121) and the fine grid electrode (122) are both of an al-sn stacked structure.
3. A low cost solar cell according to claim 1 or 2, characterized in that said cell substrate (11) is an N-type or P-type crystalline silicon wafer; the surface passivation layer is intrinsic amorphous silicon; the field passivation layer is amorphous silicon or microcrystalline silicon doped with phosphorus; the PN junction is amorphous silicon or microcrystalline silicon doped with boron; the transparent conductive film layer is TCO.
4. The low-cost solar cell according to claim 3, wherein the low-cost solar cell is a single-sided cell or a double-sided cell;
the double-sided battery structure is as follows: the solar cell comprises a cell substrate (11), surface passivation layers arranged on a light receiving surface and a backlight surface of the cell substrate (11), and a field passivation layer and a PN junction which are respectively arranged on the two surface passivation layers, wherein transparent conductive film layers are respectively deposited outside the field passivation layer and the PN junction, and a main gate electrode (121) and a fine gate electrode (122) are arranged on the transparent conductive film layers;
the single-sided battery structure is as follows: the solar cell comprises a cell substrate (11) and surface passivation layers arranged on a light receiving surface and a backlight surface of the cell substrate (11), wherein a field passivation layer and a PN junction are arranged on the surface passivation layer of the backlight surface, a transparent conductive film layer is deposited outside the field passivation layer and the PN junction, a transparent conductive film layer is also deposited on the surface passivation layer of the light receiving surface, and a main gate electrode (121) and a fine gate electrode (122) are arranged on the transparent conductive film layer.
5. A low cost solar cell according to claim 1 or 2, wherein the al-sn stack has tin on the outer layer; wherein the thickness of the aluminum layer is 0.1-50 μm, and the thickness of the tin layer is 0.005-20 μm.
6. A low cost solar cell according to claim 1 or 2, characterized in that the width of the main grid electrode (121) is 0.01-0.5mm on average each; the width of the fine gate electrode (122) is 0.005-0.15mm on average.
7. The method for manufacturing a low-cost solar cell according to claim 1 or 2, wherein the solar cell is manufactured by a non-contact physical vapor deposition or evaporation coating method, and the patterning is performed by a physical mask method using a barrier film as a mask, the barrier film being pasted by electrostatic action.
8. The method of claim 7, wherein the barrier film is a high temperature PVC material.
9. The method for manufacturing a low-cost solar cell according to claim 8, comprising the following steps:
s1, selecting an N-type or P-type crystalline silicon wafer as a cell substrate (11), and depositing intrinsic amorphous silicon on the light receiving surface and the backlight surface of the cell substrate (11) as a surface passivation layer;
s2, when designing the double-sided battery:
s21, respectively depositing a field passivation layer and a PN junction on the intrinsic amorphous silicon of the light receiving surface and the backlight surface;
s22, respectively depositing corresponding TCO layers on two sides;
s23, finally, attaching the patterned barrier film to the surface of the TCO through electrostatic action, further depositing aluminum and tin on the surface of the silicon wafer in sequence in a PVD or thermal evaporation mode, depositing a laminated structure of the aluminum and the tin on the opening part of the barrier film to serve as a main fine gate electrode, and finally taking down the barrier film;
s3, when designing a single-sided battery:
s31, depositing a silicon nitride film on the intrinsic amorphous silicon surface of the light receiving surface; pasting a patterned barrier film on the intrinsic amorphous silicon of the backlight surface through electrostatic action to be used as a mask, and then depositing one of a field passivation layer or a PN junction;
s32, removing the barrier film, then pasting the barrier film with the complementary pattern as a mask, and depositing the other one of the field passivation layer or the PN junction;
s33, then pasting a graphical barrier film on the field passivation layer and the PN junction, and depositing TCO;
and S34, finally, attaching the patterned barrier film to the surface of the TCO, sequentially depositing aluminum and tin on the surface of the silicon wafer in a PVD or thermal evaporation mode, depositing a laminated structure of the aluminum and the tin at the opening part of the barrier film to serve as a main fine gate electrode, and finally taking down the barrier film.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202210063416.2A CN114582984A (en) | 2022-01-20 | 2022-01-20 | Low-cost solar cell and preparation method thereof |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202210063416.2A CN114582984A (en) | 2022-01-20 | 2022-01-20 | Low-cost solar cell and preparation method thereof |
Publications (1)
Publication Number | Publication Date |
---|---|
CN114582984A true CN114582984A (en) | 2022-06-03 |
Family
ID=81772359
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202210063416.2A Pending CN114582984A (en) | 2022-01-20 | 2022-01-20 | Low-cost solar cell and preparation method thereof |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN114582984A (en) |
Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH104204A (en) * | 1996-06-18 | 1998-01-06 | Sharp Corp | Manufacture of solar battery |
CN1638032A (en) * | 2003-12-26 | 2005-07-13 | 精工爱普生株式会社 | Thin film formation method and apparatus. method of manufacturing organic electroluminescence device, |
CN105118870A (en) * | 2015-08-31 | 2015-12-02 | 深圳市科纳能薄膜科技有限公司 | Method of manufacturing back contact heterojunction single crystalline silicon solar cell |
US20160284918A1 (en) * | 2013-03-19 | 2016-09-29 | Choshu Industry Co., Ltd. | Photovoltaic element and manufacturing method therefor |
WO2016182128A1 (en) * | 2015-05-12 | 2016-11-17 | 주식회사 테스 | Method for manufacturing solar cell module |
US20170207356A1 (en) * | 2014-10-06 | 2017-07-20 | Kaneka Corporation | Solar cell, solar cell module, method for manufacturing solar cell, and method for manufacturing solar cell module |
JP6302613B1 (en) * | 2017-03-01 | 2018-03-28 | ナノコイル株式会社 | Manufacturing method of nano coil type GSR sensor element |
WO2019182314A1 (en) * | 2018-03-19 | 2019-09-26 | 엘지전자 주식회사 | Solar cell and method for manufacturing solar cell |
CN113054043A (en) * | 2021-03-10 | 2021-06-29 | 苏州元昱新能源有限公司 | Single-side light-receiving heterojunction photovoltaic cell grid line electrode structure |
CN113823701A (en) * | 2021-09-29 | 2021-12-21 | 西南石油大学 | Electrode design and battery interconnection method of double-sided power generation heterojunction solar battery |
-
2022
- 2022-01-20 CN CN202210063416.2A patent/CN114582984A/en active Pending
Patent Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH104204A (en) * | 1996-06-18 | 1998-01-06 | Sharp Corp | Manufacture of solar battery |
CN1638032A (en) * | 2003-12-26 | 2005-07-13 | 精工爱普生株式会社 | Thin film formation method and apparatus. method of manufacturing organic electroluminescence device, |
US20160284918A1 (en) * | 2013-03-19 | 2016-09-29 | Choshu Industry Co., Ltd. | Photovoltaic element and manufacturing method therefor |
US20170207356A1 (en) * | 2014-10-06 | 2017-07-20 | Kaneka Corporation | Solar cell, solar cell module, method for manufacturing solar cell, and method for manufacturing solar cell module |
WO2016182128A1 (en) * | 2015-05-12 | 2016-11-17 | 주식회사 테스 | Method for manufacturing solar cell module |
CN105118870A (en) * | 2015-08-31 | 2015-12-02 | 深圳市科纳能薄膜科技有限公司 | Method of manufacturing back contact heterojunction single crystalline silicon solar cell |
JP6302613B1 (en) * | 2017-03-01 | 2018-03-28 | ナノコイル株式会社 | Manufacturing method of nano coil type GSR sensor element |
WO2019182314A1 (en) * | 2018-03-19 | 2019-09-26 | 엘지전자 주식회사 | Solar cell and method for manufacturing solar cell |
CN113054043A (en) * | 2021-03-10 | 2021-06-29 | 苏州元昱新能源有限公司 | Single-side light-receiving heterojunction photovoltaic cell grid line electrode structure |
CN113823701A (en) * | 2021-09-29 | 2021-12-21 | 西南石油大学 | Electrode design and battery interconnection method of double-sided power generation heterojunction solar battery |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN103137791B (en) | Wet method deposition and Low Temperature Heat Treatment combine and prepare heterojunction solar cell method | |
US10084107B2 (en) | Transparent conducting oxide for photovoltaic devices | |
US20140349441A1 (en) | Solar cell with metal grid fabricated by electroplating | |
US20080121264A1 (en) | Thin film solar module and method of fabricating the same | |
CN103107212A (en) | Heterojunction solar battery with electroplate electrodes and preparation method | |
CN211376648U (en) | Heterojunction solar cell structure with double-layer TCO conductive film | |
WO2010104098A1 (en) | Process for producing solar battery, and solar battery | |
JP2010199415A (en) | Solar cell | |
CN213340395U (en) | Metal mesh grid interconnection structure | |
CN113054043B (en) | Single-side light-receiving heterojunction photovoltaic cell grid line electrode structure | |
Lee et al. | Silicon solar cells: Past, present and the future | |
JP5420109B2 (en) | Multiple solar cell having PN junction and Schottky junction and manufacturing method thereof | |
CN110676163B (en) | Slicing method of heterojunction laminated solar cell | |
CN110085683A (en) | Silicon/crystalline silicon heterogenous joint solar cell of non-impurity-doped and preparation method thereof | |
CN103985778A (en) | Heterojunction solar cell with selective emitting electrode and manufacturing method thereof | |
EP4345914A1 (en) | Heterojunction cell, and photovoltaic module cell string and manufacturing method therefor | |
CN115172602B (en) | Doped metal oxide composite layer structure | |
CN115377254A (en) | Forming process of heterojunction solar cell and module | |
CN214176064U (en) | Double-sided incident laminated solar cell | |
CN114582984A (en) | Low-cost solar cell and preparation method thereof | |
CN210156406U (en) | Heterojunction solar cell structure with double-layer amorphous silicon intrinsic layer | |
US9287421B2 (en) | Solar cell module and method of fabricating the same | |
CN110416329A (en) | A kind of crystal-silicon solar cell | |
CN216849950U (en) | Solar cell | |
CN217955874U (en) | Silicon heterojunction cell |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination |