CN114556870A - 一种数据同步的方法以及装置 - Google Patents
一种数据同步的方法以及装置 Download PDFInfo
- Publication number
- CN114556870A CN114556870A CN201980101283.XA CN201980101283A CN114556870A CN 114556870 A CN114556870 A CN 114556870A CN 201980101283 A CN201980101283 A CN 201980101283A CN 114556870 A CN114556870 A CN 114556870A
- Authority
- CN
- China
- Prior art keywords
- retimer
- state
- buffer
- time point
- pin
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Communication Control (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Information Transfer Systems (AREA)
Abstract
本申请实施例公开了一种数据同步的方法以及装置:通过使用不同通道数量的重定时器堆叠在一起以形成不同宽度的PCIe链路,为了保持同步操作,各个重定时器之间是通过管脚实现同步信息的交互,进而实时同步各个重定时器内部传输的数据的状态,即多个重定时器在传输数据时能遵守由管脚发送的相同的调整规则对所传输的数据进行实时的同步调整,从而达到多个重定时器内部的物理通道合并为一个PCIe链路上的物理通道的目的。
Description
PCT国内申请,说明书已公开。
Claims (24)
- PCT国内申请,权利要求书已公开。
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/CN2019/120976 WO2021102688A1 (zh) | 2019-11-26 | 2019-11-26 | 一种数据同步的方法以及装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN114556870A true CN114556870A (zh) | 2022-05-27 |
CN114556870B CN114556870B (zh) | 2023-04-04 |
Family
ID=76129086
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201980101283.XA Active CN114556870B (zh) | 2019-11-26 | 2019-11-26 | 一种数据同步的方法以及装置 |
Country Status (2)
Country | Link |
---|---|
CN (1) | CN114556870B (zh) |
WO (1) | WO2021102688A1 (zh) |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN105793715A (zh) * | 2013-12-26 | 2016-07-20 | 英特尔公司 | 互连重定时器增强 |
US20180181502A1 (en) * | 2016-12-22 | 2018-06-28 | Intel Corporation | Low latency retimer |
CN109992548A (zh) * | 2017-12-29 | 2019-07-09 | 德克萨斯仪器股份有限公司 | 跨多个重定时器设备的链路宽度缩放 |
CN110366842A (zh) * | 2017-03-31 | 2019-10-22 | 英特尔公司 | 可调节的重定时器缓冲器 |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9875210B2 (en) * | 2014-06-27 | 2018-01-23 | Intel Corporation | Method and apparatus of USB 3.1 retimer presence detect and index |
US9559905B2 (en) * | 2014-12-24 | 2017-01-31 | Intel Corporation | Type-C retimer state machine and a protocol for inband control and configuration |
CN110445569B (zh) * | 2019-07-18 | 2021-03-23 | 广州健飞通信有限公司 | 一种具有定时与指令同步功能的集成*** |
-
2019
- 2019-11-26 WO PCT/CN2019/120976 patent/WO2021102688A1/zh active Application Filing
- 2019-11-26 CN CN201980101283.XA patent/CN114556870B/zh active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN105793715A (zh) * | 2013-12-26 | 2016-07-20 | 英特尔公司 | 互连重定时器增强 |
US20180181502A1 (en) * | 2016-12-22 | 2018-06-28 | Intel Corporation | Low latency retimer |
CN110366842A (zh) * | 2017-03-31 | 2019-10-22 | 英特尔公司 | 可调节的重定时器缓冲器 |
CN109992548A (zh) * | 2017-12-29 | 2019-07-09 | 德克萨斯仪器股份有限公司 | 跨多个重定时器设备的链路宽度缩放 |
Also Published As
Publication number | Publication date |
---|---|
CN114556870B (zh) | 2023-04-04 |
WO2021102688A1 (zh) | 2021-06-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7490187B2 (en) | Hypertransport/SPI-4 interface supporting configurable deskewing | |
JPH088890A (ja) | 拡張入出力素子 | |
US20140325107A1 (en) | Reception apparatus, information processing apparatus and method of receiving data | |
EP2928108A1 (en) | System, method and apparatus for multi-lane auto-negotiation over reduced lane media | |
JP4823056B2 (ja) | 光伝送システム | |
EP2207315A1 (en) | Transmission of parallel data flows on a parallel bus | |
CN111988104B (zh) | 多路数据同步传输方法、装置、数据端设备、***和介质 | |
US20040042504A1 (en) | Aligning data bits in frequency synchronous data channels | |
CN114556870B (zh) | 一种数据同步的方法以及装置 | |
US6990538B2 (en) | System comprising a state machine controlling transition between deskew enable mode and deskew disable mode of a system FIFO memory | |
US5515371A (en) | Timeslot interleaving delay compensation (bonding) mechanism for time division multiplexed digital communication network | |
JP3974618B2 (ja) | データ処理回路 | |
US6577649B1 (en) | Multiplexer for asynchronous data | |
RU2700560C1 (ru) | Устройство коммуникационного интерфейса gigaspacewire | |
JP2546967B2 (ja) | データ伝送システム | |
US5414740A (en) | Synchronous communication system having multiplexed information transfer and transition phases | |
US20030070033A9 (en) | Parallel and point-to-point data bus architecture | |
RU187642U1 (ru) | Устройство коммуникационного интерфейса gigaspacewire | |
JP3970278B2 (ja) | 長いワイヤを介してデータ伝送を非同期で制御する装置および方法 | |
US7848472B2 (en) | Synchronization method of data interchange of a communication network, and corresponding circuit and architecture | |
WO2024103015A1 (en) | Retimer training and status state machine synchronization across multiple integrated circuit dies | |
WO2024086639A1 (en) | Pcie retimer providing failover to redundant endpoint and multiple endpoint switching using synchronized multi-tile data interface | |
US10084488B1 (en) | Chip-to-chip port coherency without overhead | |
KR100401062B1 (ko) | 인피니밴드 시스템의 고속 데이터 송,수신 장치 | |
AU3798693A (en) | Accelerated token ring network |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |