CN114255689B - Pixel driving circuit, driving method thereof and display panel - Google Patents

Pixel driving circuit, driving method thereof and display panel Download PDF

Info

Publication number
CN114255689B
CN114255689B CN202010955044.5A CN202010955044A CN114255689B CN 114255689 B CN114255689 B CN 114255689B CN 202010955044 A CN202010955044 A CN 202010955044A CN 114255689 B CN114255689 B CN 114255689B
Authority
CN
China
Prior art keywords
module
signal
switching
driving
transistor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202010955044.5A
Other languages
Chinese (zh)
Other versions
CN114255689A (en
Inventor
李春红
钱先锐
黄飞
张东豪
李路康
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Chengdu Vistar Optoelectronics Co Ltd
Original Assignee
Chengdu Vistar Optoelectronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Chengdu Vistar Optoelectronics Co Ltd filed Critical Chengdu Vistar Optoelectronics Co Ltd
Priority to CN202010955044.5A priority Critical patent/CN114255689B/en
Publication of CN114255689A publication Critical patent/CN114255689A/en
Application granted granted Critical
Publication of CN114255689B publication Critical patent/CN114255689B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3225Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

The embodiment of the invention discloses a pixel driving circuit, a driving method thereof and a display panel. The pixel driving circuit includes: the device comprises a data writing module, a storage module, a driving module and a first auxiliary switching module; the data writing module is used for writing a data signal into the storage module; the storage module is used for storing the data signal and maintaining the driving voltage of the control end of the driving module according to the stored data signal; the driving module is used for generating driving current under the control of the driving voltage so as to drive the light-emitting device to emit light; the first auxiliary switching module is electrically connected with the control end of the driving module; the first auxiliary switching module is used for conducting when the data signal is switched, and writing a first switching signal into the control end of the driving module so as to switch the driving voltage. Compared with the prior art, the embodiment of the invention improves the signal quality and the refreshing frequency of the pixel driving circuit.

Description

Pixel driving circuit, driving method thereof and display panel
Technical Field
The embodiment of the invention relates to the technical field of display, in particular to a pixel driving circuit, a driving method thereof and a display panel.
Background
With the continuous development of display technologies, the application range of display panels is wider and wider, and people have higher and higher requirements on the display panels.
The pixel driving circuit in the display panel plays an important role in driving the light emitting device to continuously and stably emit light and refresh at a high frequency. However, the performance of the conventional pixel driving circuit is not ideal enough, and the problem of low signal transmission speed exists, so that the signal quality of the pixel driving circuit is poor, and the refresh frequency is low.
Disclosure of Invention
The embodiment of the invention provides a pixel driving circuit, a driving method thereof and a display panel, which are used for improving the signal quality and the refreshing frequency of the pixel driving circuit.
In order to achieve the technical purpose, the embodiment of the invention provides the following technical scheme:
a pixel driving circuit, comprising: the device comprises a data writing module, a storage module, a driving module and a first auxiliary switching module;
the data writing module is used for writing a data signal into the storage module;
the storage module is used for storing the data signal and maintaining the driving voltage of the control end of the driving module according to the stored data signal;
the driving module is used for generating driving current under the control of the driving voltage so as to drive the light-emitting device to emit light;
the first auxiliary switching module is electrically connected with the control end of the driving module; the first auxiliary switching module is used for conducting when the data signal is switched, and writing a first switching signal into the control end of the driving module so as to switch the driving voltage.
Further, the first auxiliary switching module comprises: a control terminal, an input terminal and an output terminal; a control end of the first auxiliary switching module is accessed into a first switching control signal; the input end of the first auxiliary switching module is connected with a first switching signal; the output end of the first auxiliary switching module is electrically connected with the control end of the driving module.
Furthermore, the input end of the first auxiliary switching module is connected with a first switching signal with fixed voltage; the first switching signal is used for controlling the drive module to be switched off;
or the input end of the first auxiliary switching module is connected with a first switching signal with fixed voltage; the first switching signal is used for controlling the conduction of the driving module;
or the input end of the first auxiliary switching module is connected with a first switching signal with variable voltage; the first switching signal is used for controlling the drive module to be switched off and switched on.
Further, the storage module includes: a first inverter and a second inverter;
the input end of the first phase inverter is electrically connected with the output end of the data writing module, and the output end of the first phase inverter is electrically connected with the control end of the driving module;
the input end of the second phase inverter is electrically connected with the control end of the driving module, and the output end of the second phase inverter is electrically connected with the output end of the data writing module.
Further, the pixel driving circuit further includes:
the second auxiliary switching module is electrically connected with the input end of the first phase inverter; the second auxiliary switching module is used for conducting when the potential of the data signal is switched, and writing a second switching signal into the input end of the first inverter so as to switch the potential of the input end of the first inverter;
wherein a potential of the second switching signal is opposite to a potential of the first switching signal.
Further, the first auxiliary switching module comprises: a first transistor; the grid electrode of the first transistor is connected with a first switching control signal; a first pole of the first transistor is connected to a first switching signal; the second pole of the first transistor is electrically connected with the control end of the driving module;
the second auxiliary switching module comprises: a second transistor; the grid electrode of the second transistor is connected with a second switching control signal; a first pole of the second transistor is connected with a second switching signal; the second pole of the second transistor is electrically connected to the input of the first inverter.
Further, the first transistor is a P-type transistor or an N-type transistor; the second transistor is a P-type transistor or an N-type transistor.
Accordingly, the present invention also provides a display panel comprising: a pixel driving circuit according to any embodiment of the invention.
Correspondingly, the invention also provides a driving method of the pixel driving circuit, which is suitable for the pixel driving circuit in any embodiment of the invention; the driving method includes:
when the data signals are switched, controlling the data writing module to be conducted, and writing the data signals into the storage module; meanwhile, the first auxiliary switching module is controlled to be conducted, and a first switching signal is written into a control end of the driving module;
the storage module stores the data signal and maintains the driving voltage of the control end of the driving module according to the stored data signal; and the driving voltage is equal to the voltage of the first switching signal.
Further, when the first auxiliary switching module is controlled to be turned on and the first switching signal is written into the control end of the driving module, the method further includes:
controlling the second auxiliary switching module to be conducted, and writing a second switching signal into the input end of the first inverter; the potential of the second switching signal is opposite to the potential of the first switching signal.
In the embodiment of the invention, the first auxiliary switching module is arranged in the pixel driving circuit and is used for conducting when the data signal is switched, and the first switching signal is written into the control end of the driving module, which is equivalent to adding a new signal writing path in the pixel driving circuit. Compared with the writing path of the data signal, the writing path of the first switching signal has higher speed, so that the embodiment of the invention improves the speed and quality of signal transmission, is favorable for quickly and stably switching the driving voltage and controlling the on and off of the light-emitting device, and is favorable for improving the refreshing frequency of the pixel driving circuit.
Drawings
Fig. 1 is a schematic circuit diagram of a pixel driving circuit according to an embodiment of the present invention;
fig. 2 is a schematic circuit diagram of another pixel driving circuit according to an embodiment of the present invention;
fig. 3 is a schematic circuit diagram of another pixel driving circuit according to an embodiment of the present invention;
fig. 4 is a schematic circuit structure diagram of another pixel driving circuit according to an embodiment of the present invention;
fig. 5 is a schematic circuit diagram of another pixel driving circuit according to an embodiment of the present invention;
fig. 6 is a schematic circuit diagram of a pixel driving circuit according to another embodiment of the present invention;
fig. 7 is a schematic circuit diagram of a pixel driving circuit according to another embodiment of the present invention;
fig. 8 is a schematic circuit diagram of a pixel driving circuit according to another embodiment of the present invention;
fig. 9 is a schematic circuit diagram of a pixel driving circuit according to another embodiment of the present invention;
fig. 10 is a schematic structural diagram of a display panel according to an embodiment of the present invention;
fig. 11 is a flowchart illustrating a driving method of a pixel driving circuit according to an embodiment of the invention;
fig. 12 is a schematic diagram of a driving timing sequence of a pixel driving circuit according to an embodiment of the invention;
fig. 13 is a schematic diagram of a driving timing sequence of another pixel driving circuit according to an embodiment of the invention.
Detailed Description
The present invention will be described in further detail with reference to the accompanying drawings and examples. It is to be understood that the specific embodiments described herein are merely illustrative of the invention and are not limiting of the invention. It should be further noted that, for the convenience of description, only some of the structures related to the present invention are shown in the drawings, not all of the structures.
The embodiment of the invention provides a pixel driving circuit. Fig. 1 is a schematic circuit diagram of a pixel driving circuit according to an embodiment of the present invention. Referring to fig. 1, the pixel driving circuit includes: the data writing module 10, the storage module 20, the driving module 30 and the first auxiliary switching module 40. The DATA writing module 10 is used for writing the DATA signal DATA into the storage module 20; the storage module 20 is configured to store the DATA signal DATA and maintain the driving voltage of the control terminal 30C of the driving module 30 according to the stored DATA signal DATA; the driving module 30 is configured to generate a driving current under the control of a driving voltage to drive the light emitting device LED to emit light. The first auxiliary switching module 40 is electrically connected with the control end 30C of the driving module 30; the first auxiliary switching module 40 is configured to be turned on when the DATA signal DATA is switched, and write the first switching signal Vref1 into the control terminal 30C of the driving module 30 to switch the driving voltage.
The DATA writing module 10 is a circuit module for writing the DATA signal DATA into the pixel driving circuit. Specifically, the DATA writing module 10 is controlled by the Scan signal Scan to transmit the DATA signal DATA to the memory module 20, wherein the voltage of the DATA signal DATA determines the voltage of the output signal of the memory module 20, i.e., the voltage of the DATA signal DATA determines the driving voltage of the control terminal 30C of the driving module 30.
The memory module 20 refers to a circuit module for storing the DATA signal DATA. Illustratively, the input terminal 20A of the memory module 20 is electrically connected to the data writing module 10, and the output terminal 20B of the memory module 20 is electrically connected to the control terminal 30C of the driving module 30. After the DATA signal DATA is written to the input terminal 20A of the memory module 20, the memory module 20 maintains the driving voltage according to the stored DATA signal DATA.
The driving module 30 refers to a circuit module for driving the light emitting device LED to emit light, for example, the driving module 30 is controlled by a driving voltage and transmits a driving signal, which may be a current signal or a voltage signal, to the light emitting device LED. For example, in the digital driving method, the DATA signal DATA is switched between an on signal (e.g., high level) and an off signal (e.g., low level), and a pulse width of the on signal determines a sustain time of the driving signal. The gray scale displayed by the LED depends on the maintaining time of the driving signal, and the longer the maintaining time of the driving signal is, the higher the gray scale displayed by the LED is; conversely, the shorter the sustain time of the driving signal, the lower the gray scale displayed by the light emitting device LED, and thus the light emitting device realizes different gray scales.
The first auxiliary switching module 40 refers to a circuit module for switching the voltage of the control terminal 30C of the driving module 30 to a target voltage. Specifically, the first auxiliary switching module 40 is electrically connected to the control terminal 30C of the driving module 30, and the first auxiliary switching module 40 is controlled by the first switching control signal EN to transmit the first switching signal Vref1 to the control terminal 30C of the driving module 30. The first switching signal Vref1 is associated with the DATA signal DATA, and if the DATA signal DATA controls the light emitting device LED to be turned on, the first switching signal Vref1 is also a signal for controlling the light emitting device LED to be turned on; if the DATA signal DATA controls the light emitting device LED to be turned off, the first switching signal Vref1 is also a signal for controlling the light emitting device LED to be turned off.
Unlike the DATA writing module 10, the first auxiliary switching module 40 does not need to pass through the memory module 20 during the process of writing the first switching signal Vref1 into the control terminal 30C of the driving module 30, and therefore, the first switching signal Vref1 can be written into the control terminal 30C of the driving module 30 faster than the DATA signal DATA, so as to realize fast switching of the control terminal 30C of the driving module 30.
Illustratively, when the display panel displays an image, the pixel driving circuit continuously refreshes a signal, i.e., a different DATA signal DATA is continuously written to the pixel driving circuit. This involves a problem of switching the DATA signal DATA, in particular, inside the pixel driving circuit, the driving voltage at the control terminal 30C of the driving module 30. In the prior art, the DATA signal DATA can be written into the control terminal 30C of the driving module 30 after passing through the DATA writing module 10 and the memory module 20 in sequence, and the DATA signal DATA is influenced by the parasitic capacitance and the parasitic resistance in the transmission process, so that the transmission speed of the DATA signal DATA is slow. When the DATA signal DATA is switched, that is, when the driving voltage of the control terminal 30C of the driving module 30 is switched, the DATA signal DATA is transmitted at a slow speed, which easily causes the problem of untimely switching of the driving voltage, and further causes the problems of poor signal quality and low refresh frequency of the pixel driving circuit.
In the embodiment of the present invention, the first auxiliary switching module 40 is disposed in the pixel driving circuit, and the first auxiliary switching module 40 is configured to be turned on when the DATA signal DATA is switched, so as to write the first switching signal Vref1 into the control terminal 30C of the driving module 30, which is equivalent to adding a new signal writing path in the pixel driving circuit. Compared with the write-in path of the DATA signal DATA, the write-in path of the first switching signal Vref1 has higher speed, so that the speed and the quality of signal transmission are improved, the embodiment of the invention is favorable for quickly and stably switching the driving voltage and controlling the on and off of the light-emitting device LED, and the refresh frequency of the pixel driving circuit is favorably improved.
With continued reference to fig. 1, in one embodiment of the present invention, optionally, the first auxiliary switching module 40 includes: a control terminal 40C, an input terminal 40A, and an output terminal 40B; a control end 40C of the first auxiliary switching module 40 is accessed to a first switching control signal EN; an input end 40A of the first auxiliary switching module 40 is connected to a first switching signal Vref1; the output terminal 40B of the first auxiliary switching module 40 is electrically connected to the control terminal 30C of the driving module 30. For example, when the first switching control signal EN is at a high level, the first auxiliary switching module 40 is turned on, and the first switching signal Vref1 is written into the control terminal 30C of the driving module 30. In this way, the first auxiliary switching module 40 provided in the embodiment of the present invention can be turned on or off under the control of the first switching control signal EN, and the control logic is simple and easy to implement.
Fig. 2 is a schematic circuit structure diagram of another pixel driving circuit according to an embodiment of the present invention. Referring to fig. 2, in an embodiment of the present invention, optionally, the first auxiliary switching module 40 includes a first transistor M1. The grid of the first transistor M1 is connected to a first switching control signal EN; a first pole of the first transistor M1 is connected to a first switching signal Vref1; the second pole of the first transistor M1 is electrically connected to the control terminal 30C of the driving module 30. In the embodiment of the present invention, the first auxiliary switching module 40 only includes one transistor, so that the write path of the first switching control signal EN is shortened, and the first switching control signal EN is favorably and quickly transmitted to the control terminal 30C of the driving module 30.
With continued reference to fig. 2, in one embodiment of the present invention, optionally, the first transistor M1 is an N-type transistor. Compared with the P-type transistor, the N-type transistor has a faster switching speed, which is beneficial to transmit the first switching signal Vref1 to the control terminal 30C of the driving module 30 more quickly.
It should be noted that fig. 2 exemplarily shows that the first transistor M1 is an N-type transistor, but the present invention is not limited thereto, and in other embodiments, the first transistor M1 may be a P-type transistor.
With reference to fig. 1 and fig. 2, in an embodiment of the present invention, optionally, the input terminal 40A of the first auxiliary switching module 40 is connected to a first switching signal Vref1 with a fixed voltage; the first switching signal Vref1 is used to control the driving module 30 to be turned off. Illustratively, the driving module 30 is turned on under the control of the low potential, and the driving module 30 is turned off under the control of the high potential, so that the first switching signal Vref1 is at the high potential; when the control terminal 30C of the driving module 30 is controlled to be at the high voltage level by the DATA signal DATA, the first auxiliary switching module 40 is turned on.
The embodiment of the invention is arranged in such a way that the size of the first switching signal Vref1 does not need to be adjusted according to the DATA signal DATA, thereby simplifying the circuit structure. And on the basis of simplifying the circuit structure, the driving module 30 can be controlled to be quickly disconnected, and the signal quality and the refreshing frequency of the pixel driving circuit are ensured. This is because, as a result of research by the inventors, when the driving module 30 is switched from the on state to the off state, a phenomenon of switching delay is more likely to occur, and therefore, the first switching signal Vref1 is set only for controlling the driving module 30 to be turned off, so that the signal quality and the refresh frequency of the pixel driving circuit can be better ensured while the circuit configuration is simplified.
It should be noted that, in the above embodiment, the first auxiliary switching module 40 is exemplarily shown to be operated when the driving module 30 is disconnected, and the invention is not limited thereto. In other embodiments, the first auxiliary switching module 40 may also be configured to function when the driving module 30 is turned on, specifically, the input end 40A of the first auxiliary switching module 40 is connected to the first switching signal Vref1 with a fixed voltage; the first switching signal Vref1 is used to control the driving module 30 to be turned on.
Alternatively, in other embodiments, the first auxiliary switching module 40 may be configured to be active both when the driving module 30 is turned on and when the driving module 30 is turned off. Specifically, the input end 40A of the first auxiliary switching module 40 is connected to a first switching signal Vref1 with variable voltage; the first switching signal Vref1 is used to control the driving module 30 to be turned off and on. By the arrangement, the driving module 30 can be controlled to be switched off quickly, the driving module 30 can be controlled to be switched on quickly, and the signal quality and the refreshing frequency of the pixel driving circuit are further improved.
Fig. 3 is a schematic circuit structure diagram of another pixel driving circuit according to an embodiment of the present invention. Referring to fig. 3, in an embodiment of the present invention, optionally, the DATA writing module 10 includes a third transistor M3, a gate of the third transistor M3 is connected to the Scan signal Scan, a first pole of the third transistor M3 is connected to the DATA signal DATA, and a second pole of the third transistor M3 is electrically connected to the memory module 20. The data writing module 10 of the present embodiment includes a third transistor M3, and has a simple circuit structure, simple control logic, and easy implementation.
With continued reference to fig. 3, optionally, the third transistor M3 is a P-type transistor. When the Scan signal Scan is at a low potential, the third transistor M3 is controlled to be turned on; when the Scan signal Scan is high, the third transistor M3 is controlled to be turned off.
It should be noted that fig. 3 exemplarily shows that the third transistor M3 is a P-type transistor, but the present invention is not limited thereto, and in other embodiments, the third transistor M3 may be an N-type transistor.
Fig. 4 is a schematic circuit structure diagram of another pixel driving circuit according to an embodiment of the present invention. Referring to fig. 4, in an embodiment of the present invention, optionally, the driving module 30 includes an eighth transistor M8, a gate of the eighth transistor M8 is electrically connected to the memory module 20, a first pole of the eighth transistor M8 is connected to the first power signal VDD, and a second pole of the eighth transistor M8 is electrically connected to the anode of the light emitting device LED. The cathode of the light emitting device LED is connected to a second power signal VSS. In the present embodiment, the driving module 30 includes the eighth transistor M8, and the circuit structure is simple, the control logic is simple, and the implementation is easy.
With continued reference to fig. 4, optionally, the eighth transistor M8 is a P-type transistor. When the driving voltage is at a low potential, the eighth transistor M8 is controlled to be turned on; when the driving voltage is high, the eighth transistor M8 is controlled to be turned off.
It should be noted that, fig. 4 exemplarily shows that the eighth transistor M8 is a P-type transistor, which is not a limitation of the present invention, and in other embodiments, the eighth transistor M8 may also be an N-type transistor.
Fig. 5 is a schematic circuit structure diagram of another pixel driving circuit according to an embodiment of the present invention. Referring to fig. 5, in one embodiment of the present invention, the memory module 20 optionally includes a first inverter 21 and a second inverter 22. The input end of the first inverter 21 is electrically connected to the output end 10B of the data writing module 10, and the output end of the first inverter 21 is electrically connected to the control end 30C of the driving module 30. An input end of the second inverter 22 is electrically connected to the control end 30C of the driving module 30, and an output end of the second inverter 22 is electrically connected to the output end 10B of the data writing module 10.
The first inverter 21 and the second inverter 22 are connected in an anti-parallel manner, and are coupled back to each other to store data. Specifically, the principle of the inverter to implement latching is that if the input terminal of the first inverter 21 is at a high potential, the output terminal thereof is at a low potential; meanwhile, the input terminal of the second inverter 22 is at a low potential, and the output terminal thereof is at a high potential; the two inverters realize mutual feedback enhancement and can store high potential or low potential. The memory module 20 according to the embodiment of the present invention includes the first inverter 21 and the second inverter 22, and the function of storing the potential is stable, which is beneficial to stable transmission of the DATA signal DATA.
With continued reference to fig. 5, in one embodiment of the present invention, optionally, the first inverter 21 includes a fourth transistor M4 and a fifth transistor M5, and the channel types of the fourth transistor M4 and the fifth transistor M5 are different; the second inverter 22 includes a sixth transistor M6 and a seventh transistor M7, and the channel types of the sixth transistor M6 and the seventh transistor M7 are different. The first pole of the fourth transistor M4 and the first pole of the sixth transistor M6 are short-circuited and then connected to the first potential VGH, the gate of the fourth transistor M4, the second pole of the sixth transistor M6, the gate of the fifth transistor M5, and the first pole of the seventh transistor M7 are short-circuited and then used as the input terminal of the memory module 20, the second pole of the fourth transistor M4, the gate of the sixth transistor M6, the first pole of the fifth transistor M5, and the gate of the seventh transistor M7 are short-circuited and then used as the output terminal of the memory module 20, and the second pole of the fifth transistor M5 and the second pole of the seventh transistor M7 are short-circuited and then connected to the second potential VGL.
In the embodiment of the present invention, the first inverter 21 and the second inverter 22 both include two transistors, and in the manufacturing process of the display panel, the first inverter 21 and the second inverter 22 can be manufactured in the same process as other transistors in the pixel driving circuit, thereby facilitating simplification of the structure of the pixel driving circuit and reducing the manufacturing cost of the display panel.
Fig. 6 is a schematic circuit structure diagram of another pixel driving circuit according to an embodiment of the present invention. Referring to fig. 6, in an embodiment of the present invention, the pixel driving circuit optionally includes a data writing module 10, a storage module 20, a driving module 30, a first auxiliary switching module 40, a first node a, and a second node B. The first node a is an input terminal of the memory module 20, and the second node B is an output terminal of the memory module 20.
The DATA writing module 10 includes a third transistor M3, a gate of the third transistor M3 is connected to the Scan signal Scan, a first pole of the third transistor M3 is connected to the DATA signal DATA, and a second pole of the third transistor M3 is electrically connected to the first node a.
The memory module 20 includes a first inverter 21 and a second inverter 22. An input end of the first inverter 21 is electrically connected to the first node a, and an output end of the first inverter 21 is electrically connected to the second node B; the input terminal of the second inverter 22 is electrically connected to the second node B, and the output terminal of the second inverter 22 is electrically connected to the first node a.
The driving module 30 includes an eighth transistor M8, a gate of the eighth transistor M8 is electrically connected to the second node B, a first pole of the eighth transistor M8 is connected to the first power signal VDD, and a second pole of the eighth transistor M8 is electrically connected to the light emitting device LED.
The first auxiliary switching module 40 includes a first transistor M1. The gate of the first transistor M1 is connected to the first switching control signal EN, the first pole of the first transistor M1 is connected to the first switching signal Vref1, and the second pole of the first transistor M1 is electrically connected to the second node B.
According to the embodiment, on the basis of simplifying the circuit structure, the speed and the quality of signal transmission are improved, the driving voltage can be switched rapidly and stably, the LED of the light-emitting device can be controlled to be turned on and off, and the refreshing frequency of the pixel driving circuit is improved.
In the pixel driving circuit shown in fig. 5 and 6, since the memory module 20 includes an inverter, there is a competing relationship of switching transients between the input terminal and the output terminal of the first inverter 21 (second inverter 22) during the switching of the DATA signal DATA, so that the potential of the driving voltage is unstable at the switching instant. In order to solve this problem, the pixel driving circuit is further improved in the embodiments of the present invention on the basis of the above-described embodiments.
Fig. 7 is a schematic circuit structure diagram of another pixel driving circuit according to an embodiment of the invention. Referring to fig. 7, in an embodiment of the present invention, the pixel driving circuit optionally further includes a second auxiliary switching module 50. The second auxiliary switching module 50 is electrically connected with the input end of the first inverter 21; the second auxiliary switching module 50 is configured to be turned on when the voltage level of the DATA signal DATA is switched, and write a second switching signal Vref2 into the input terminal of the first inverter 21 to switch the voltage level of the input terminal of the first inverter 21.
Here, the second auxiliary switching module 50 refers to a circuit module for switching the voltage of the input terminal of the memory module 20 to a target voltage, similar to the first auxiliary switching module 40. Specifically, the second auxiliary switching module 50 is electrically connected to the input terminal of the memory module 20, and the second auxiliary switching module 50 is controlled by the second switching control signal CR to transmit the second switching signal Vref2 to the input terminal of the memory module 20.
The second switching signal Vref2 is the same as the DATA signal DATA in potential, and the second switching signal Vref2 is opposite in potential to the first switching signal Vref1. This is because the first auxiliary switching module 40 is electrically connected to the control terminal 30C of the driving module 30, that is, the first auxiliary switching module 40 is electrically connected to the output terminal of the memory module 20, that is, the first auxiliary switching module 40 and the second auxiliary switching module 50 are respectively disposed at the input terminal and the output terminal of the memory module 20. Since the memory module 20 includes an inverter, the first auxiliary switching module 40 and the second auxiliary switching module 50 are respectively disposed at two ends of the inverter, and therefore, the potential of the second switching signal Vref2 is opposite to the potential of the first switching signal Vref1.
According to the embodiment of the present invention, when the DATA signal DATA is switched, the first auxiliary switching module 40 and the second auxiliary switching module 50 are turned on simultaneously, so that the voltages at the input end and the output end of the memory module 20 are switched simultaneously, thereby eliminating transient contention at two ends of the inverter, further improving the signal transmission stability of the pixel driving circuit, and increasing the refresh frequency. In addition, the second auxiliary switching module 50 can cooperate with the data writing module 10 to perform the potential switching on the input end of the memory module 20, thereby being beneficial to increasing the speed of the potential switching on the input end of the memory module 20.
With continued reference to fig. 7, in one embodiment of the present invention, the second auxiliary switching module 50 optionally includes: a control terminal 50C, an input terminal 50A, and an output terminal 50B; the control end 50C of the second auxiliary switching module 50 accesses the second switching control signal CR; an input end 50A of the second auxiliary switching module 50 is connected to a second switching signal Vref2; the output 50B of the second auxiliary switching module 50 is electrically connected to the input of the first inverter 21.
Fig. 8 is a schematic circuit structure diagram of another pixel driving circuit according to an embodiment of the present invention. Referring to fig. 8, in an embodiment of the present invention, optionally, the first auxiliary switching module 40 includes a first transistor M1. The gate of the first transistor M1 is connected to the first switching control signal EN, the first pole of the first transistor M1 is connected to the first switching signal Vref1, and the second pole of the first transistor M1 is electrically connected to the control terminal 30C of the driving module 30. The second auxiliary switching module 50 includes a second transistor M2, a gate of the second transistor M2 is connected to the second switching control signal CR, a first pole of the second transistor M2 is connected to the second switching signal Vref2, and a second pole of the second transistor M2 is electrically connected to the input terminal of the first inverter 21.
The first transistor M1 is turned on or off under the control of the first switching control signal EN, and when the first transistor M1 is turned on, the first switching signal Vref1 is written into the output end of the storage module 20; the second transistor M2 is turned on or off under the control of the second switching control signal CR, and when the second transistor M2 is turned on, the second switching signal Vref2 is written into the input terminal of the memory module 20. In the present embodiment, the first auxiliary switching module 40 includes a first transistor M1, and the second auxiliary switching module 50 includes a second transistor M2, which has a simple circuit structure, a simple control logic, and is easy to implement.
With continued reference to fig. 8, in one embodiment of the present invention, optionally, the first transistor M1 is an N-type transistor, and the second transistor M2 is an N-type transistor. The switching speed of the N-type transistor is faster than that of the P-type transistor, which is advantageous for faster transmission of the first and second switching signals Vref1 and Vref2 to the output and input terminals of the memory module 20. In addition, the first transistor M1 and the second transistor M2 are both N-type transistors, and the switching speeds of the transistors are the same, which is beneficial to outputting the first switching signal Vref1 and the second switching signal Vref2 simultaneously, further beneficial to eliminating transient competition of the storage module 20, and beneficial to improving the stability of signal transmission.
Alternatively, the first switching control signal EN and the second switching control signal CR have the same potential and are provided by the same signal line, so as to control the first auxiliary switching module 40 and the second auxiliary switching module 50 to be turned on and off simultaneously. Alternatively, the Scan signal Scan is multiplexed into the first switching control signal EN and the second switching control signal CR.
It should be noted that, in fig. 8, it is exemplarily shown that the first transistor M1 and the second transistor M2 are both N-type transistors, which is not a limitation of the present invention, and in other embodiments, the first transistor M1 and the second transistor M2 may also be both P-type transistors; the first transistor M1 may also be configured as a P-type transistor, and the second transistor M2 may be configured as an N-type transistor; the first transistor M1 may be a P-type transistor, and the second transistor M2 may be an N-type transistor.
Fig. 9 is a schematic circuit structure diagram of another pixel driving circuit according to an embodiment of the invention. Referring to fig. 9, in an embodiment of the present invention, the pixel driving circuit optionally includes a data writing module 10, a storage module 20, a driving module 30, a first auxiliary switching module 40, a second auxiliary switching module 50, a first node a, and a second node B. The first node a is an input terminal of the memory module 20, and the second node B is an output terminal of the memory module 20.
The DATA writing module 10 includes a third transistor M3, a gate of the third transistor M3 is connected to the Scan signal Scan, a first pole of the third transistor M3 is connected to the DATA signal DATA, and a second pole of the third transistor M3 is electrically connected to the first node a.
The memory module 20 includes a first inverter 21 and a second inverter 22. An input end of the first inverter 21 is electrically connected to the first node a, and an output end of the first inverter 21 is electrically connected to the second node B; the input terminal of the second inverter 22 is electrically connected to the second node B, and the output terminal of the second inverter 22 is electrically connected to the first node a.
The driving module 30 includes an eighth transistor M8, a gate of the eighth transistor M8 is electrically connected to the second node B, a first pole of the eighth transistor M8 is connected to the first power signal VDD, and a second pole of the eighth transistor M8 is electrically connected to the light emitting device LED.
The first auxiliary switching module 40 includes a first transistor M1. The gate of the first transistor M1 is connected to the first switching control signal EN, the first pole of the first transistor M1 is connected to the first switching signal Vref1, and the second pole of the first transistor M1 is electrically connected to the second node B.
The second auxiliary switching module 50 includes a second transistor M2, a gate of the second transistor M2 is connected to the second switching control signal CR, a first pole of the second transistor M2 is connected to the second switching signal Vref2, and a second pole of the second transistor M2 is electrically connected to the input terminal of the first inverter 21.
The embodiment is arranged in such a way, so that the transient competition at two ends of the phase inverter is eliminated on the basis of simplifying the circuit structure, the signal transmission stability of the pixel driving circuit is further improved, and the refreshing frequency is improved. Therefore, the embodiment of the invention is easy to realize and has strong practicability.
In the above embodiments, the circuit structures of the first auxiliary switching module 40 and the second auxiliary switching module 50 are exemplarily shown, and on this basis, the first switching signal Vref1 and the second switching signal Vref2 are further defined below.
With continued reference to fig. 7-9, in one embodiment of the present invention, optionally, the input terminal of the first auxiliary switching module 40 is connected to a first switching signal Vref1 with a fixed voltage; the first switching signal Vref1 is used to control the driving module 30 to be turned off. Accordingly, the input terminal of the second auxiliary switching module 50 receives a second switching signal Vref2 with a fixed voltage, and the second switching signal Vref2 is opposite to the first switching signal Vref1 in potential. Illustratively, the driving module 30 is turned on under the control of the low potential, and the driving module 30 is turned off under the control of the high potential, so that the first switching signal Vref1 is at the high potential, and the second switching signal Vref2 is at the low potential; when the control terminal 30C of the driving module 30 is controlled to be at a high level by the DATA signal DATA, the first auxiliary switching module 40 and the second auxiliary switching module 50 are turned on.
The embodiment of the invention is arranged in such a way that the sizes of the first switching signal Vref1 and the second switching signal Vref2 do not need to be adjusted according to the DATA signal DATA, thereby simplifying the circuit structure. And on the basis of simplifying the circuit structure, the driving module 30 can be controlled to be quickly disconnected, and the signal quality and the refreshing frequency of the pixel driving circuit are ensured. This is because, as a result of research by the inventors, it is found that a phenomenon of switching delay is more likely to occur when the driving module 30 is switched from the on state to the off state, and therefore, the first switching signal Vref1 and the second switching signal Vref2 are provided only for controlling the driving module 30 to be turned off, so that the signal quality and the refresh frequency of the pixel driving circuit can be better ensured while the circuit configuration is simplified.
It should be noted that fig. 7-9 exemplarily show that the first auxiliary switching module 40 functions when the driving module 30 is disconnected, and do not limit the present invention. In other embodiments, the first auxiliary switching module 40 and the second auxiliary switching module 50 may also be configured to function when the driving module 30 is turned on, specifically, an input end of the first auxiliary switching module 40 is connected to the first switching signal Vref1 with a fixed voltage; the first switching signal Vref1 is used to control the conduction of the driving module 30; correspondingly, the input end of the second auxiliary switching module 50 is connected to a second switching signal Vref2 with a fixed voltage, and the second switching signal Vref2 is opposite to the first switching signal Vref1 in potential.
In other embodiments, it may also be provided that the first auxiliary switching module 40 is able to function both when the drive module 30 is switched on and when the drive module 30 is switched off; specifically, the input end of the first auxiliary switching module 40 is connected to a first switching signal Vref1 with variable voltage; the first switching signal Vref1 is used for controlling the driving module 30 to be switched off and on; correspondingly, the input end of the second auxiliary switching module 50 is connected to a second switching signal Vref2 with a variable voltage, and the second switching signal Vref2 is opposite to the first switching signal Vref1 in potential. By the arrangement, the driving module 30 can be controlled to be switched off quickly, the driving module 30 can be controlled to be switched on quickly, and the signal quality and the refreshing frequency of the pixel driving circuit are further improved.
The embodiment of the present invention further provides a display panel, which may be an Organic Light-Emitting Diode (OLED) display panel, a Micro Light-Emitting Diode (Micro LED) display panel, or a Quantum Dot Light-Emitting Diode (QLED) display panel. Fig. 10 is a schematic structural diagram of a display panel according to an embodiment of the present invention. Referring to fig. 10, the display panel includes the pixel driving circuit 1 according to any embodiment of the present invention, and the technical principle and the resulting effect are similar, which are not described herein again.
With continued reference to fig. 10, optionally, the display panel further comprises: a plurality of scanning lines 2, a plurality of data lines 3, and a first switching signal line 4; a pixel driving circuit 1 is arranged in a space 5 formed by the intersection of the scanning line 2 and the data line 3; the control end of the data writing module is electrically connected with the corresponding scanning line 2, the input end of the data writing module 10 is electrically connected with the data line 3, and the input end of the first auxiliary switching module is electrically connected with the first switching signal line 4. The pixel driving circuit receives a scanning signal transmitted by the gate driving module 6 through the corresponding scanning line 2, a data signal of the source driving circuit 7 through the corresponding data line 3, and a first switching signal transmitted by a control module (not shown in fig. 10) through the first switching signal line 4, and the pixel driving circuit 1 accordingly implements the functions shown in the above embodiments.
The embodiment of the invention also provides a driving method of the pixel driving circuit, which is suitable for the pixel driving circuit provided by any embodiment of the invention and has corresponding functions and beneficial effects of the pixel driving circuit.
Fig. 11 is a flowchart illustrating a driving method of a pixel driving circuit according to an embodiment of the invention. With reference to fig. 1 and 11, the driving method includes:
s110, when the DATA signal DATA is subjected to potential switching, the DATA writing module 10 is controlled to be conducted, and the DATA signal DATA is written into the storage module 20; meanwhile, the first auxiliary switching module 40 is controlled to be turned on, and the first switching signal Vref1 is written into the control terminal 30C of the driving module 30.
S120, the storage module 20 stores the DATA signal DATA, and maintains the driving voltage of the control terminal 30C of the driving module 30 according to the stored DATA signal DATA; and the driving voltage coincides with the potential of the first switching signal Vref1.
In the embodiment of the present invention, the first switching signal Vref1 is written into the control terminal 30C of the driving module 30 by turning on when the DATA signal DATA is switched, which is equivalent to adding a new signal writing path in the pixel driving circuit. Compared with the writing path of the DATA signal DATA, the writing path of the first switching signal Vref1 has higher speed, so that the embodiment of the invention improves the speed and quality of signal transmission, is favorable for quickly and stably switching the driving voltage and controlling the on and off of the light emitting device LED, and is favorable for improving the refreshing frequency of the pixel driving circuit.
In one embodiment of the present invention, optionally, the driving method of the pixel driving circuit is a digital driving method, and the DATA signal DATA is switched between two frames, for example, from a high potential to a low potential or from a low potential to a high potential.
Fig. 12 is a schematic diagram of a driving timing sequence of a pixel driving circuit according to an embodiment of the invention. Referring to fig. 6 and 12, the first transistor M1, the fifth transistor M5, and the seventh transistor M7 are N-type transistors, the third transistor M3, the fourth transistor M4, the sixth transistor M6, and the eighth transistor M8 are P-type transistors, and the first switching signal Vref1 is at a high potential.
The driving method includes: a first frame 1H and a second frame 2H. The first frame 1H includes a data writing phase T11 and a light emitting phase T12; the second frame 2H includes a data writing period T21 and a light emitting period T22.
In the DATA writing stage T11, the Scan signal Scan is at a low potential, and the DATA signal DATA is at a high potential; the DATA signal DATA is not switched in potential compared to the previous frame, and the first switching control signal EN is at a low potential. The first switching control signal EN controls the first transistor M1 to be turned off. The Scan signal Scan controls the third transistor M3 to be turned on, and writes the DATA signal DATA into the first node a, which maintains a high level of a previous frame, while the second node B maintains a low level of the previous frame. The low potential of the second node B controls the eighth transistor M8 to be turned on and generate a driving current to drive the light emitting device LED to emit light.
In the light-emitting period T12, the Scan signal Scan is at a high level, the DATA signal DATA is at a low level, and the first switching control signal EN is at a low level. The first switching control signal EN controls the first transistor M1 to be turned off. The Scan signal Scan controls the third transistor M3 to be turned off. Under the action of the memory module 20, the low level of the second node B is maintained, and the eighth transistor M8 is turned on continuously to generate a driving current to drive the light emitting device LED to emit light.
In the DATA writing period T21, the Scan signal Scan is at a low level, and the DATA signal DATA is at a low level. The DATA signal DATA is switched in potential compared to the previous frame, and the first switching control signal EN is high. The first switching control signal EN controls the first transistor M1 to be turned on, and writes a first switching signal Vref1 (high potential) into the second node B. Meanwhile, the Scan signal Scan controls the third transistor M3 to be turned on, and writes the DATA signal DATA into the first node a, which is at a low potential. The storage module 20 stores the ground potential of the first node a and controls the second node B to be high. The high potential of the second node B controls the eighth transistor M8 to be turned off, and drives the light emitting device LED not to emit light. Therefore, in the data writing stage T21, the speed of the writing path of the first switching signal Vref1 is faster, so that the embodiment of the invention improves the speed and quality of signal transmission, and is beneficial to switching the driving voltage quickly and stably and controlling the on and off of the light emitting device LED, thereby being beneficial to improving the refresh frequency of the pixel driving circuit.
In the light-emitting period T22, the Scan signal Scan is at a high level, the DATA signal DATA is at a low level, and the first switching control signal EN is at a low level. The first switching control signal EN controls the first transistor M1 to be turned off. The Scan signal Scan controls the third transistor M3 to be turned off. Under the action of the memory module 20, the high voltage at the second node B is maintained, and the eighth transistor M8 is turned off to drive the light emitting device LED not to emit light.
On the basis of the foregoing embodiments, optionally, while controlling the first auxiliary switching module to be turned on and writing the first switching signal into the control end of the driving module, the method further includes: controlling the second auxiliary switching module to be conducted, and writing a second switching signal into the input end of the first inverter; the potential of the second switching signal is opposite to the potential of the first switching signal. According to the embodiment of the invention, when the data signal is switched, the first auxiliary switching module and the second auxiliary switching module are simultaneously conducted, so that the voltages of the input end and the output end of the storage module are simultaneously switched, transient competition at two ends of the phase inverter is eliminated, the signal transmission stability of the pixel driving circuit is further improved, and the refreshing frequency is improved. In addition, the second auxiliary switching module can perform potential switching on the input end of the storage module under the combined action of the data writing module, so that the speed of potential switching of the input end of the storage module is improved.
Fig. 13 is a schematic diagram of a driving timing diagram of another pixel driving circuit according to an embodiment of the invention. Referring to fig. 9 and 13, the first transistor M1, the second transistor M2, the fifth transistor M5, and the seventh transistor M7 are N-type transistors, the third transistor M3, the fourth transistor M4, the sixth transistor M6, and the eighth transistor M8 are P-type transistors, the first switching signal Vref1 is at a high level, and the second switching signal Vref2 is at a low level.
The driving method includes: a first frame 1H and a second frame 2H. The first frame 1H includes a data writing phase T11 and a light emitting phase T12; the second frame 2H includes a data writing period T21 and a light emitting period T22
In the DATA writing stage T11, the Scan signal Scan is at a low potential, and the DATA signal DATA is at a high potential; the DATA signal DATA is not switched in potential compared to the previous frame, the first switching control signal EN is at a low potential, and the second switching control signal CR is at a low potential. The first switching control signal EN controls the first transistor M1 to be turned off, and the second switching control signal CR controls the second transistor M2 to be turned off. The Scan signal Scan controls the third transistor M3 to be turned on, and writes the DATA signal DATA into the first node a, where the first node a maintains a high voltage level of a previous frame, and the second node B maintains a low voltage level of the previous frame. The low potential of the second node B controls the eighth transistor M8 to be turned on and generate a driving current, so as to drive the light emitting device LED to emit light.
In the light-emitting period T12, the Scan signal Scan is at a high level, the DATA signal DATA is at a low level, the first switching control signal EN is at a low level, and the second switching control signal CR is at a low level. The first switching control signal EN controls the first transistor M1 to be turned off. The Scan signal Scan controls the third transistor M3 to be turned off. Under the action of the memory module 20, the low level of the second node B is maintained, and the eighth transistor M8 is turned on continuously to generate a driving current to drive the light emitting device LED to emit light.
In the DATA writing phase T21, the Scan signal Scan is low, and the DATA signal DATA is low. The DATA signal DATA is switched to a higher level than the previous frame, the first switching control signal EN is set to a high level, and the second switching control signal CR is set to a high level. The first switching control signal EN controls the first transistor M1 to be turned on, and writes a first switching signal Vref1 (high potential) into the second node B; the second switching control signal CR controls the second transistor M2 to be turned on, and writes a second switching signal Vref2 (low potential) into the first node a. Meanwhile, the Scan signal Scan controls the third transistor M3 to be turned on, and writes the DATA signal DATA into the first node a. The storage module 20 stores the ground potential of the first node a and controls the second node B to be high. The high potential of the second node B controls the eighth transistor M8 to be turned off, and drives the light emitting device LED not to emit light. Therefore, in the data writing stage T21, the first switching signal Vref1 and the second switching signal Vref2 write signals to the input end and the output end of the memory module 20 at the same time, so that the voltages at the input end and the output end of the memory module are switched at the same time, transient competition at two ends of the inverter is eliminated, the signal transmission stability of the pixel driving circuit is further improved, and the refresh frequency is improved.
In the light-emitting period T22, the Scan signal Scan is at a high level, the DATA signal DATA is at a low level, the first switching control signal EN is at a low level, and the second switching control signal CR is at a low level. The first switching control signal EN controls the first transistor M1 to be turned off, and the second switching control signal CR controls the second transistor M2 to be turned off. The Scan signal Scan controls the third transistor M3 to be turned off. Under the action of the memory module 20, the high voltage at the second node B is maintained, and the eighth transistor M8 is turned off to drive the light emitting device LED not to emit light.
In one embodiment of the present invention, optionally, the driving method of the pixel driving circuit is a digital driving method, the driving signal is a high potential or a low potential, the gray scale displayed by the light emitting device depends on the maintaining time of the driving signal, and the longer the maintaining time of the driving signal is, the higher the gray scale displayed by the light emitting device is; conversely, the shorter the sustain time of the driving signal, the lower the gray scale displayed by the light emitting device, thereby realizing control of different gray scales. With the subfield scanning method, the switching of the data signal between two frames may be switching between two subframes.
In one embodiment of the present invention, optionally, a driving method of the pixel driving circuit is an analog driving method. Unlike the digital driving method, in the analog driving method, the voltage of the data signal is not a constant high potential or low potential, the pulse width of the data signal is the same, and the light emitting luminance of the light emitting device is controlled by changing the magnitude of the voltage of the data signal.
It is to be noted that the foregoing description is only exemplary of the invention and that the principles of the technology may be employed. Those skilled in the art will appreciate that the present invention is not limited to the particular embodiments described herein, and that various obvious changes, rearrangements and substitutions will now be apparent to those skilled in the art without departing from the scope of the invention. Therefore, although the present invention has been described in greater detail by the above embodiments, the present invention is not limited to the above embodiments, and may include other equivalent embodiments without departing from the spirit of the present invention, and the scope of the present invention is determined by the scope of the appended claims.

Claims (10)

1. A pixel driving circuit, comprising: the device comprises a data writing module, a storage module, a driving module and a first auxiliary switching module;
the data writing module is used for writing a data signal into the storage module;
the storage module is used for storing the data signal and maintaining the driving voltage of the control end of the driving module according to the stored data signal;
the driving module is used for generating driving current under the control of the driving voltage so as to drive the light-emitting device to emit light;
the first auxiliary switching module is directly connected with the control end of the driving module; the first auxiliary switching module is used for conducting when the data signal is switched, and writing a first switching signal into the control end of the driving module so as to switch the driving voltage;
the first switching signal is associated with the data signal, and if the data signal controls the light-emitting device to be started, the first switching signal is also a signal for controlling the light-emitting device to be started; if the data signal controls the light emitting device to be turned off, the first switching signal is also a signal for controlling the light emitting device to be turned off.
2. The pixel driving circuit of claim 1, wherein the first auxiliary switching module comprises: a control terminal, an input terminal and an output terminal; a control end of the first auxiliary switching module is accessed into a first switching control signal; the input end of the first auxiliary switching module is connected with a first switching signal; the output end of the first auxiliary switching module is electrically connected with the control end of the driving module.
3. The pixel driving circuit according to claim 2, wherein an input terminal of the first auxiliary switching module is connected to a first switching signal with a fixed voltage; the first switching signal is used for controlling the drive module to be switched off;
or the input end of the first auxiliary switching module is connected with a first switching signal with fixed voltage; the first switching signal is used for controlling the conduction of the driving module;
or the input end of the first auxiliary switching module is connected with a first switching signal with variable voltage; the first switching signal is used for controlling the drive module to be switched off and switched on.
4. The pixel driving circuit according to claim 1, wherein the storage module comprises: a first inverter and a second inverter;
the input end of the first phase inverter is electrically connected with the output end of the data writing module, and the output end of the first phase inverter is electrically connected with the control end of the driving module;
the input end of the second phase inverter is electrically connected with the control end of the driving module, and the output end of the second phase inverter is electrically connected with the output end of the data writing module.
5. The pixel driving circuit according to claim 4, further comprising:
the second auxiliary switching module is electrically connected with the input end of the first phase inverter; the second auxiliary switching module is used for conducting when the potential of the data signal is switched, and writing a second switching signal into the input end of the first inverter so as to switch the potential of the input end of the first inverter;
wherein a potential of the second switching signal is opposite to a potential of the first switching signal.
6. The pixel driving circuit according to claim 5, wherein the first auxiliary switching module comprises: a first transistor; the grid electrode of the first transistor is connected with a first switching control signal; a first pole of the first transistor is connected to a first switching signal; the second pole of the first transistor is electrically connected with the control end of the driving module;
the second auxiliary switching module comprises: a second transistor; the grid electrode of the second transistor is connected with a second switching control signal; a first pole of the second transistor is connected with a second switching signal; the second pole of the second transistor is electrically connected to the input of the first inverter.
7. The pixel driving circuit according to claim 6, wherein the first transistor is a P-type transistor or an N-type transistor; the second transistor is a P-type transistor or an N-type transistor.
8. A display panel, comprising: a pixel driving circuit according to any one of claims 1-7.
9. The driving method of the pixel driving circuit is characterized in that the pixel driving circuit comprises a data writing module, a storage module, a driving module and a first auxiliary switching module;
the driving method includes:
when the data signals are switched, the data writing module is controlled to be conducted, and the data signals are written into the storage module; meanwhile, the first auxiliary switching module is controlled to be conducted, the first auxiliary switching module is directly connected with the control end of the driving module, and a first switching signal is written into the control end of the driving module;
the storage module stores the data signal and maintains the driving voltage of the control end of the driving module according to the stored data signal; and the driving voltage is equal to the voltage of the first switching signal;
the first switching signal is associated with the data signal, and if the data signal controls the light-emitting device to be started, the first switching signal is also a signal for controlling the light-emitting device to be started; if the data signal controls the light emitting device to be turned off, the first switching signal is also a signal for controlling the light emitting device to be turned off.
10. The driving method of the pixel driving circuit according to claim 9, wherein the memory module comprises: a first inverter and a second inverter; the input end of the first phase inverter is electrically connected with the output end of the data writing module, and the output end of the first phase inverter is electrically connected with the control end of the driving module; the input end of the second phase inverter is electrically connected with the control end of the driving module, and the output end of the second phase inverter is electrically connected with the output end of the data writing module; the pixel driving circuit further includes: the second auxiliary switching module is electrically connected with the input end of the first phase inverter;
when the first auxiliary switching module is controlled to be switched on and a first switching signal is written into the control end of the driving module, the method further comprises the following steps:
controlling the second auxiliary switching module to be conducted, and writing a second switching signal into the input end of the first inverter; the potential of the second switching signal is opposite to the potential of the first switching signal.
CN202010955044.5A 2020-09-11 2020-09-11 Pixel driving circuit, driving method thereof and display panel Active CN114255689B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202010955044.5A CN114255689B (en) 2020-09-11 2020-09-11 Pixel driving circuit, driving method thereof and display panel

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202010955044.5A CN114255689B (en) 2020-09-11 2020-09-11 Pixel driving circuit, driving method thereof and display panel

Publications (2)

Publication Number Publication Date
CN114255689A CN114255689A (en) 2022-03-29
CN114255689B true CN114255689B (en) 2023-03-17

Family

ID=80788098

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202010955044.5A Active CN114255689B (en) 2020-09-11 2020-09-11 Pixel driving circuit, driving method thereof and display panel

Country Status (1)

Country Link
CN (1) CN114255689B (en)

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102290005B (en) * 2001-09-21 2017-06-20 株式会社半导体能源研究所 The driving method of organic LED display device
CN102982766A (en) * 2012-12-10 2013-03-20 友达光电股份有限公司 Pixel compensating circuit
JP6231314B2 (en) * 2013-07-16 2017-11-15 シナプティクス・ジャパン合同会社 Display drive device
CN111402782B (en) * 2018-12-14 2021-09-03 成都辰显光电有限公司 Digital driving pixel circuit and method for digitally driving pixel
CN109410838A (en) * 2018-12-29 2019-03-01 云谷(固安)科技有限公司 A kind of pixel circuit and display device
CN109903724B (en) * 2019-04-29 2021-01-19 昆山国显光电有限公司 Pixel circuit, driving method of pixel circuit and display panel
CN109961736B (en) * 2019-04-30 2022-07-22 成都辰显光电有限公司 Digital driving pixel circuit, driving method thereof and display device
CN110459169A (en) * 2019-08-23 2019-11-15 云谷(固安)科技有限公司 A kind of digital drive pixel circuit and its driving method and display panel
CN210142495U (en) * 2019-08-27 2020-03-13 云谷(固安)科技有限公司 Pixel circuit, display panel and display device
CN110517631B (en) * 2019-08-30 2021-05-18 成都辰显光电有限公司 Pixel driving circuit, display panel and driving method of pixel driving circuit

Also Published As

Publication number Publication date
CN114255689A (en) 2022-03-29

Similar Documents

Publication Publication Date Title
CN111710299B (en) Display panel, driving method thereof and display device
CN110942743B (en) Driving method of pixel circuit, display panel and display device
CN113192460B (en) Display panel and display device
CN110660360B (en) Pixel circuit, driving method thereof and display panel
CN107967896B (en) Pixel compensation circuit
CN111445858A (en) Pixel circuit, driving method thereof and display device
WO2010041426A1 (en) Image display device and method for controlling the same
US20210158757A1 (en) Pixel circuit and display device
CN111179820A (en) Pixel circuit and display panel
CN111223447A (en) Pixel circuit and display panel
CN111179849B (en) Control unit, control circuit, display device and control method thereof
CN112397030A (en) Pixel driving circuit and OLED display panel
JPWO2012032560A1 (en) Display device and driving method thereof
CN111754919A (en) Pixel circuit, display panel and display device
CN111489703B (en) Pixel circuit, driving method thereof and display panel
US11205389B2 (en) Scan driver and display device having same
CN111243515A (en) Pixel circuit, display panel and driving method of pixel circuit
CN113870780A (en) Pixel circuit and display panel
CN114255689B (en) Pixel driving circuit, driving method thereof and display panel
CN115331609B (en) Pixel circuit and driving method thereof
WO2024036751A1 (en) Pixel drive circuit and display panel
CN113808533B (en) Display panel and display terminal
US20220093047A1 (en) Gate driver circuit, display panel, display device, and driving method thereof
CN112233607B (en) Digital pixel driving circuit, driving method thereof and display panel
WO2022226727A1 (en) Pixel circuit, pixel driving method and display device

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant