CN114116566B - Serial port expansion system based on multipath packet scheduling algorithm - Google Patents

Serial port expansion system based on multipath packet scheduling algorithm Download PDF

Info

Publication number
CN114116566B
CN114116566B CN202111430153.6A CN202111430153A CN114116566B CN 114116566 B CN114116566 B CN 114116566B CN 202111430153 A CN202111430153 A CN 202111430153A CN 114116566 B CN114116566 B CN 114116566B
Authority
CN
China
Prior art keywords
unit
mcu
serial port
data
terminal equipment
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202111430153.6A
Other languages
Chinese (zh)
Other versions
CN114116566A (en
Inventor
鲁霖
鲁鹏飞
曾宗云
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Xiamenshi C Chip Co ltd
Original Assignee
Xiamenshi C Chip Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Xiamenshi C Chip Co ltd filed Critical Xiamenshi C Chip Co ltd
Priority to CN202111430153.6A priority Critical patent/CN114116566B/en
Publication of CN114116566A publication Critical patent/CN114116566A/en
Application granted granted Critical
Publication of CN114116566B publication Critical patent/CN114116566B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/382Information transfer, e.g. on bus using universal interface adapter
    • G06F13/385Information transfer, e.g. on bus using universal interface adapter for adaptation of a particular data processing system to different peripheral devices
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2213/00Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F2213/0002Serial port, e.g. RS232C

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Communication Control (AREA)
  • Small-Scale Networks (AREA)

Abstract

The invention provides a serial port expansion system based on a multipath packet scheduling algorithm, wherein an MCU unit is connected with a PC end through a USB-to-serial port interface and performs data transmission; the multi-serial port of the MCU unit is connected with the serial ports of the plurality of terminal devices, the corresponding serial ports of the terminal devices are selected through the multiplexing selector unit, and packet data transmission is carried out on the serial ports of the plurality of terminal devices through a packet scheduling algorithm; the MCU is also externally connected with the SRAM unit, and the cache technology is adopted to ensure that the error rate in communication can be reduced even when a large amount of data are interacted, the data cannot be lost, the abnormal breakdown of the system cannot be caused, and the reliability of the system is improved; the packet scheduling algorithm is used, so that excessive bandwidth occupation is effectively avoided, system fairness is guaranteed, and meanwhile, the maximum network throughput is obtained as much as possible, and the communication rate of the equipment can be further improved; the method has the advantages of expanding the number of serial ports, reducing communication interference, saving cost and the like, and is wide in application range.

Description

Serial port expansion system based on multipath packet scheduling algorithm
Technical Field
The invention relates to the technical field of communication, in particular to a serial port expansion system based on a multipath packet scheduling algorithm.
Background
With the rapid development of internet technology and internet of things, market demands of devices with a sufficient number of serial ports are gradually increased, for example, downloading devices from a production end needs to support multi-serial port channel downloading and testing, and devices at an application end also need to have multi-serial port channels for data acquisition.
The existing serial port expansion method generally uses software to simulate serial ports or adopts a special serial port expansion chip to expand serial ports (including parallel port to serial port), but the schemes have the problems of high cost, low speed and high error rate, and meanwhile, the problem that a plurality of peripheral circuits/peripheral devices are in communication with a main control chip through the serial ports to cause data loss and communication errors cannot be avoided.
Therefore, a serial port expansion system based on a multi-path packet scheduling algorithm is needed, which can solve the problems of limited serial port number and difficult expansion of the existing serial port equipment.
Disclosure of Invention
The invention aims to provide a serial port expansion system based on a multipath packet scheduling algorithm, which solves the problems of limited serial port number and difficult expansion of the existing serial port equipment.
In order to achieve the above object, the present invention provides the following solutions:
the invention provides a serial port expansion system based on a multipath packet scheduling algorithm, which comprises a PC end and terminal equipment, wherein the PC end and the terminal equipment are connected through an MCU expansion device;
the MCU expansion device comprises an MCU unit, wherein the MCU unit is respectively connected with the PC end and the terminal equipment, the MCU unit is also connected with a multiplexing selector unit, an SRAM unit and a FLASH unit, and the multiplexing selector unit is connected with the terminal equipment.
Preferably, the terminal device is a WiFi module, a WiFi chip or an application terminal WiFi data collector.
Preferably, the MCU unit adopts a CC2538 series singlechip.
Preferably, the multiplexer selector unit adopts TMUX1209 series multiplexer selector.
Preferably, the packet scheduling method of the multiplexing selector unit includes the steps of:
(1) Each 4 terminal devices are organized into a serial port of a group of butt joint MCU units;
(2) The MCU unit is used for controlling the multiplexing selector unit to select a first terminal device in a group of terminal devices to start data interaction;
(3) The MCU unit accumulates the time counter of the MCU unit, when the time counter is overtime, the MCU unit starts to perform data interaction by controlling the multiplexing selector unit to select the next terminal equipment in a group of terminal equipment;
(4) And when the data transmission of each section is finished, the counter of the terminal equipment is accumulated, and when the counter of the terminal equipment is accumulated to 4, the counter of the terminal equipment is set to 1 and the time counter of the MCU unit is set to 0.
Compared with the prior art, the invention has the following beneficial technical effects:
The invention provides a serial port expansion system based on a multi-path packet scheduling algorithm, wherein a PC end and terminal equipment are connected through an MCU expansion device, and the system is combined with the multi-path serial port MCU through expansion, multiplexing selection, data caching and packet scheduling algorithm. The MCU is connected with the PC end through a USB-to-serial interface and performs data transmission; the multi-serial port of the MCU unit is connected with the serial ports of the plurality of terminal devices, the corresponding serial ports of the terminal devices are selected through the multiplexing selector unit, and packet data transmission is carried out on the serial ports of the plurality of terminal devices through a packet scheduling algorithm; the MCU is also externally connected with the SRAM unit to buffer the uplink data and the downlink data and process and transmit the data successively according to the priority of the data, and a buffer technology is adopted to ensure that the error rate in communication can be reduced even when a large amount of data are interacted, the data cannot be lost, the abnormal breakdown of the system cannot be caused, and the reliability of the system is improved; the packet scheduling algorithm is used, so that excessive bandwidth occupation is effectively avoided, system fairness is guaranteed, and meanwhile, the maximum network throughput is obtained as much as possible, and the communication rate of the equipment can be further improved; the method has the advantages of expanding the number of serial ports, reducing communication interference, saving cost and the like, and is wide in application range.
Drawings
In order to more clearly illustrate the embodiments of the present invention or the technical solutions of the prior art, the drawings that are needed in the embodiments will be briefly described below, it being obvious that the drawings in the following description are only some embodiments of the present invention, and that other drawings may be obtained according to these drawings without inventive effort for a person skilled in the art.
FIG. 1 is a schematic diagram of a connection relationship of a serial port expansion system based on a multi-path packet scheduling algorithm;
In the figure: 1: PC side, 2: terminal equipment, 3: MCU expanding device, 31: MCU unit, 32: multiplexing selector unit, 33: SRAM cell, 34: and a FLASH unit.
Detailed Description
The following description of the embodiments of the present invention will be made clearly and completely with reference to the accompanying drawings, in which it is apparent that the embodiments described are only some embodiments of the present invention, but not all embodiments. All other embodiments, which can be made by those skilled in the art based on the embodiments of the invention without making any inventive effort, are intended to be within the scope of the invention.
The invention aims to provide a serial port expansion system based on a multipath packet scheduling algorithm, which aims to solve the problems of limited serial port number and difficult expansion of the existing serial port equipment.
In order that the above-recited objects, features and advantages of the present invention will become more readily apparent, a more particular description of the invention will be rendered by reference to the appended drawings and appended detailed description.
Example 1:
The embodiment provides a serial port expansion system based on a multipath packet scheduling algorithm, which comprises a PC end 1 and a terminal device 2, wherein the PC end 1 and the terminal device 2 are connected through an MCU expansion device 3 as shown in figure 1; the MCU expansion device 3 comprises an MCU unit 31, the MCU unit 31 is respectively connected with the PC terminal 1 and the terminal equipment 2, the MCU unit 31 is also connected with a multiplexing selector unit 32, an SRAM unit 33 and a FLASH unit 34, and the multiplexing selector unit 32 is connected with the terminal equipment 2.
Specifically, the terminal device 2 may be a WiFi module, a WiFi chip, or an application terminal WiFi data collector.
Further, the MCU unit 31 adopts a micro CC2538 series single chip microcomputer with rich interfaces, which can be connected with various external devices and control them, and is connected with a PC end through a USB to serial interface and performs data transmission, the CC2538 series single chip microcomputer is further externally connected with an SRAM unit, and data is stored in real time on the SRAM unit, so as to play a role in buffering uplink and downlink data, and perform sequential data processing and transmission according to the priority of the data.
Further, the multiplexer selector 32 unit employs a TMUX1209 series multiplexer selector. Because the CC2538 series single-chip microcomputer only has 4 UART/USART communication serial ports, and terminal equipment with 16 serial port channels is required to be expanded outside, communication cannot be carried out in a serial port 1-to-1 mode, hardware multiplexing is required to be carried out on the serial ports of the CC2538 series single-chip microcomputer, serial port switching and mode selection are carried out by introducing a TMUX1209 series multiplexing selector and executing a packet scheduling algorithm, and the problem of insufficient serial ports of equipment is solved.
Further, the packet scheduling method of the multiplexer unit 32 includes the steps of:
(1) Each 4 terminal devices are organized into a serial port of a group of butt joint MCU units;
(2) The MCU unit is used for controlling the multiplexing selector unit to select a first terminal device in a group of terminal devices to start data interaction;
(3) The MCU unit accumulates the time counter of the MCU unit, when the time counter is overtime, the MCU unit starts to perform data interaction by controlling the multiplexing selector unit to select the next terminal equipment in a group of terminal equipment;
(4) And when the data transmission of each section is finished, the counter of the terminal equipment is accumulated, and when the counter of the terminal equipment is accumulated to 4, the counter of the terminal equipment is set to 1 and the time counter of the MCU unit is set to 0.
The invention provides a serial port expansion system based on a multipath packet scheduling algorithm, wherein an MCU unit is connected with a PC end through a USB serial port interface and performs data transmission; the multi-serial port of the MCU unit is connected with the serial ports of the plurality of terminal devices, the corresponding serial ports of the terminal devices are selected through the multiplexing selector unit, and packet data transmission is carried out on the serial ports of the plurality of terminal devices through a packet scheduling algorithm; the MCU is also externally connected with the SRAM unit to buffer the uplink data and the downlink data and process and transmit the data successively according to the priority of the data, and a buffer technology is adopted to ensure that the error rate in communication can be reduced even when a large amount of data are interacted, the data cannot be lost, the abnormal breakdown of the system cannot be caused, and the reliability of the system is improved; the packet scheduling algorithm is used, so that excessive bandwidth occupation is effectively avoided, system fairness is guaranteed, and meanwhile, the maximum network throughput is obtained as much as possible, and the communication rate of the equipment can be further improved; the method has the advantages of expanding the number of serial ports, reducing communication interference, saving cost and the like, and is wide in application range.
The principles and embodiments of the present invention have been described with reference to specific examples, which are provided to facilitate understanding of the method and core ideas of the present invention; also, it is within the scope of the present invention to be modified by those of ordinary skill in the art in light of the present teachings. In summary, the present description should not be construed as limiting the invention.

Claims (2)

1. A serial port expansion system based on a multipath packet scheduling algorithm comprises a PC end and terminal equipment, and is characterized in that: the PC end is connected with the terminal equipment through an MCU expansion device;
the MCU expansion device comprises an MCU unit which is respectively connected with the PC end and the terminal equipment, and is also connected with a multiplexing selector unit, an SRAM unit and a FLASH unit, wherein the multiplexing selector unit is connected with the terminal equipment;
The MCU unit adopts a CC2538 series singlechip; the CC2538 serial single chip microcomputer is also externally connected with an SRAM unit, the data is stored on the SRAM unit in real time, the function of buffering uplink and downlink data is achieved, and the data can be processed and transmitted successively according to the priority of the data;
The multiplexing selector unit adopts TMUX1209 series multiplexing selector;
the packet scheduling method of the multiplexing selector unit includes the steps of:
(1) Each 4 terminal devices are organized into a serial port of a group of butt joint MCU units;
(2) The MCU unit is used for controlling the multiplexing selector unit to select a first terminal device in a group of terminal devices to start data interaction;
(3) The time counter of the MCU unit is accumulated, and when the time counter is overtime, the MCU unit starts data interaction by controlling the multiplexing selector unit to select the next terminal device in a group of terminal devices:
(4) And when the data transmission of each section is finished, the counter of the terminal equipment is accumulated, and when the counter of the terminal equipment is accumulated to 4, the counter of the terminal equipment is set to 1 and the time counter of the MCU unit is set to 0.
2. The serial port expansion system based on the multi-path packet scheduling algorithm according to claim 1, wherein: the terminal equipment is a WiFi module, a WiFi chip or an application terminal WiFi data collector.
CN202111430153.6A 2021-11-29 2021-11-29 Serial port expansion system based on multipath packet scheduling algorithm Active CN114116566B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202111430153.6A CN114116566B (en) 2021-11-29 2021-11-29 Serial port expansion system based on multipath packet scheduling algorithm

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202111430153.6A CN114116566B (en) 2021-11-29 2021-11-29 Serial port expansion system based on multipath packet scheduling algorithm

Publications (2)

Publication Number Publication Date
CN114116566A CN114116566A (en) 2022-03-01
CN114116566B true CN114116566B (en) 2024-04-19

Family

ID=80371090

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202111430153.6A Active CN114116566B (en) 2021-11-29 2021-11-29 Serial port expansion system based on multipath packet scheduling algorithm

Country Status (1)

Country Link
CN (1) CN114116566B (en)

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101122783A (en) * 2007-09-20 2008-02-13 成都方程式电子有限公司 SCM memory system
CN101315615A (en) * 2008-07-08 2008-12-03 深圳市科陆电子科技股份有限公司 Multichannel communication system and duplex selection distribution method of communication serial port in system
CN106776410A (en) * 2016-12-07 2017-05-31 深圳市科陆物联信息技术有限公司 A kind of handheld terminal with serial ports
CN207601787U (en) * 2017-12-20 2018-07-10 太仓市同维电子有限公司 Serial expanded circuit
CN210072390U (en) * 2019-08-13 2020-02-14 惠州市蓝微电子有限公司 Control system of multichannel serial port communication test motor
CN111045971A (en) * 2019-12-18 2020-04-21 大唐半导体科技有限公司 Control circuit and method for cutting single serial port into multiple 232 serial ports of refueling tax control machine
WO2020133104A1 (en) * 2018-12-27 2020-07-02 深圳市大疆创新科技有限公司 Control method and apparatus, and unmanned aerial vehicle and storage medium
CN211956461U (en) * 2020-06-01 2020-11-17 北京星际荣耀空间科技有限公司 Serial data communication circuit and system
CN112509631A (en) * 2020-12-25 2021-03-16 东莞记忆存储科技有限公司 Batch testing system and method for quality of storage particles, computer equipment and storage medium

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101122783A (en) * 2007-09-20 2008-02-13 成都方程式电子有限公司 SCM memory system
CN101315615A (en) * 2008-07-08 2008-12-03 深圳市科陆电子科技股份有限公司 Multichannel communication system and duplex selection distribution method of communication serial port in system
CN106776410A (en) * 2016-12-07 2017-05-31 深圳市科陆物联信息技术有限公司 A kind of handheld terminal with serial ports
CN207601787U (en) * 2017-12-20 2018-07-10 太仓市同维电子有限公司 Serial expanded circuit
WO2020133104A1 (en) * 2018-12-27 2020-07-02 深圳市大疆创新科技有限公司 Control method and apparatus, and unmanned aerial vehicle and storage medium
CN210072390U (en) * 2019-08-13 2020-02-14 惠州市蓝微电子有限公司 Control system of multichannel serial port communication test motor
CN111045971A (en) * 2019-12-18 2020-04-21 大唐半导体科技有限公司 Control circuit and method for cutting single serial port into multiple 232 serial ports of refueling tax control machine
CN211956461U (en) * 2020-06-01 2020-11-17 北京星际荣耀空间科技有限公司 Serial data communication circuit and system
CN112509631A (en) * 2020-12-25 2021-03-16 东莞记忆存储科技有限公司 Batch testing system and method for quality of storage particles, computer equipment and storage medium

Also Published As

Publication number Publication date
CN114116566A (en) 2022-03-01

Similar Documents

Publication Publication Date Title
CN108494649B (en) Bus system based on combination of polling and uniform time slot and data transmission method
WO2022052466A1 (en) Uplink data parsing method, electronic device, and storage medium
CN109408424B (en) PCIe interface-based SpaceFibre bus data acquisition method
CN105302753B (en) Multichannel HDLC data processing device based on FPGA and FIFO chip
CN116013055A (en) Test method for realizing rapid reading of electric energy meter based on HPLC (high Performance liquid chromatography) and HRF (high performance liquid chromatography) dual-mode communication technology
CN113691414A (en) Bandwidth performance testing method, device and system
CN114116566B (en) Serial port expansion system based on multipath packet scheduling algorithm
CN107959981A (en) A kind of communication terminal and communication test method
CN115296965A (en) Method, system and device for reducing delay and achieving timer balance configuration
CN102064605A (en) Method for realizing mutual hot backup of electric energy acquisition systems
CN108667706B (en) Ethernet serial server with dynamically adjustable serial number and data transmission method thereof
CN111600681B (en) Downlink bit level processing method based on FPGA hardware acceleration
CN110362347B (en) Real-time priority multichannel processor and control method
CN104243246A (en) Method and device for Zigbee technology-based FlexRay bus test and optimization
CN112994759A (en) Cooperative relay D2D communication method based on OFDM
CN205081867U (en) Video acquisition circuit based on CPLD disposes multi -disc video decoder
CN105007151A (en) High/low-speed bus communication method and device
CN112363479B (en) Digital communication transmission method and system between field devices
CN101765146B (en) Process scheduling method and process scheduling system in communication system
CN113411863B (en) Network access method, user terminal and communication system
CN113225161B (en) 5G terminal PDCCH MIMO detection accelerator and design method
CN219018945U (en) Main control unit of multichannel embedded synchronous acquisition system
CN105812289A (en) Data exchange method and device
CN116155843B (en) PYNQ-based pulse neural network chip data communication method and system
CN116321250B (en) Data forwarding system and method

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant