CN114095300A - Adaptive rate data read-write method and device - Google Patents
Adaptive rate data read-write method and device Download PDFInfo
- Publication number
- CN114095300A CN114095300A CN202111324729.0A CN202111324729A CN114095300A CN 114095300 A CN114095300 A CN 114095300A CN 202111324729 A CN202111324729 A CN 202111324729A CN 114095300 A CN114095300 A CN 114095300A
- Authority
- CN
- China
- Prior art keywords
- baud rate
- bit
- data
- identification frame
- slave device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
- H04L12/40—Bus networks
- H04L12/4013—Management of data rate on the bus
- H04L12/40136—Nodes adapting their rate to the physical link properties
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
- H04L12/40—Bus networks
- H04L12/4013—Management of data rate on the bus
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D30/00—Reducing energy consumption in communication networks
- Y02D30/50—Reducing energy consumption in communication networks in wire-line communication networks, e.g. low power modes or reduced link rate
Landscapes
- Engineering & Computer Science (AREA)
- Quality & Reliability (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Communication Control (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Abstract
The invention discloses a data reading and writing method with a self-adaptive rate, which comprises the following steps: s1: after the slave equipment is powered on, identifying the start bit of a frame according to the baud rate from the master equipment, and calculating the baud rate of the start bit; s2: the slave equipment receives the data bits of the baud rate identification frame and judges the validity of the baud rate identification frame; s3: the slave device calculates the average baud rate of the data bits of the baud rate identification frame and stores the average baud rate; s4: the slave equipment generates a baud rate clock according to the average baud rate; s5: the method comprises the steps that a master device sends a read-write command frame to a slave device, the slave device obtains the read-write command frame, and the master device is judged to perform read or write actions; s6: the slave device cooperates with the master device to complete a read or write operation. The baud rate is obtained and verified by using the baud rates of the start bit and the data bit, and the correctness and the expandability of the self-adaptive rate are ensured by using a preset value; and the slave device is self-adaptive to the master device, so that the application range is wide and the operation is convenient.
Description
Technical Field
The invention relates to a data reading and writing method and device with a self-adaptive rate, and belongs to the technical field of computers.
Background
Chinese patent application No. 201910317377.2 entitled "a multi-module multi-baud rate adaptive high-speed serial asynchronous communication solution" discloses a multi-module multi-baud rate adaptive high-speed serial asynchronous communication solution, wherein a master module and a slave module are connected through a high-speed serial asynchronous communication module; the method comprises the steps that a master-slave half-duplex high-speed serial asynchronous communication mode with one question and one answer is adopted, the baud rate of a host module is predefined, slave modules detect the baud rates of different host modules through a baud rate self-adaptive algorithm and switch to the detected baud rates to realize communication with the corresponding host modules, so that one slave module can be suitable for different host modules.
A data interaction channel is established between the host module and the slave module, the host module sends data to the slave module at regular time, and after the slave module receives the data, the received data is checked and analyzed and fed back, so that the half-duplex communication of one question and one answer between the host module and the slave module is realized; the host module adopts predefined baud rate, different types of host modules define different baud rates, and the frame header signal has baud rate information which is expressed by the low level width in the frame header signal. The slave module identifies the baud rates of different host modules by detecting the width of the low level, so that the slave module dynamically detects the frame header signal of each frame of data in real time, and the replacement of the host module is realized on the premise that the slave module is not powered on.
Because the method judges the baud rate of the signal sent by the host module by using the width of the low level in the frame header signal, if the frame header is sent and is interfered, the width of the low level is changed, and the judgment of the baud rate is influenced. The method is therefore less reliable. Moreover, the method has higher requirement on the host module, and only the host module with specific performance can send out accurate low-level pulse width. For example, a 32Mbps rate requires the host to transmit 48ns low and 8Mbps requires 140ns low. In addition, if the low level used for determining the communication baud rate is interfered (burred), the baud rate identified by the slave module according to the low level signal is inaccurate, and therefore the interference resistance of the method is poor.
And the width of the frame header sent by the host module and the baud rate have a fixed corresponding relationship, the slave module can only communicate with the host module through one of the baud rates in the fixed corresponding relationship, and the flexibility of the adaptive rate communication is poor.
Disclosure of Invention
The invention aims to provide a data reading and writing method with adaptive rate.
Another technical problem to be solved by the present invention is to provide a data read/write apparatus with adaptive rate.
In order to achieve the technical purpose, the invention adopts the following technical scheme:
a data read-write method of adaptive rate includes the following steps:
s1: after the slave equipment is powered on, verifying whether the start bit of the baud rate identification frame from the master equipment meets the requirement of minimum duration, and calculating the baud rate of the start bit;
s2: the slave equipment receives the data bits of the baud rate identification frame and judges the validity of the baud rate identification frame;
s3: the slave device calculates the average baud rate of the data bits of the baud rate identification frame and stores the average baud rate;
s4: the slave equipment generates a baud rate clock according to the average baud rate;
s5: the method comprises the steps that a master device sends a read-write command frame to a slave device, the slave device obtains the read-write command frame, and the master device is judged to perform read or write actions;
s6: the slave device cooperates with the master device to complete a read or write operation.
Preferably, the data bit of the baud rate identification frame is positioned after the start bit of the baud rate identification frame;
and the slave equipment verifies the validity of the baud rate identification frame according to the data bits of the baud rate identification frame.
Preferably, the slave device verifies the baud rate validity of the baud rate identification frame by comparing the baud rate of the data bits of the baud rate identification frame with the baud rate of the start bit of the baud rate identification frame.
Preferably, the slave device sequentially acquires the baud rate of each bit of data in the baud rate identification frame, compares the baud rate with the baud rate of the start bit of the baud rate identification frame, and judges that the baud rate of the baud rate identification frame is effective if the baud rate of each bit of data is 0.5-1.5 times of the baud rate of the start bit.
Preferably, the slave device determines whether the value of the baud rate identification frame is equal to a predetermined value, so as to verify the validity of the value of the baud rate identification frame.
Preferably, the slave device automatically reads the predetermined value after being powered on.
Preferably, the predetermined value is a value such that each bit of data of the baud rate identification frame is different and the first bit is different from the start bit.
Preferably, the start bit is a low level pulse, and the sequence of sending the baud rate identification frame is from the high bit of the data to the low bit, and the predetermined value is 0xAA or 0 xAAAA; the start bit is a low level pulse and is transmitted from a low bit to a high bit of data, the predetermined value is 0x55 or 0x 5555;
the start bit is a high level pulse, and the sequence of sending the baud rate identification frame is from the high bit to the low bit of the data, so that the baud rate identification frame is 0x55 or 0x 5555; the start bit is a high level pulse, and the sequence of transmitting the baud rate identification frame is from the low bit to the high bit of the data, then the predetermined value is 0xAA or 0 xAAAA.
Preferably, the slave device starts counting after receiving the start bit, counts the value +1 in each clock cycle of the slave device, and determines whether the counting result of the counter is greater than a preset value until the start bit is finished.
An apparatus for a method for adaptive rate data reading and writing, comprising a processor and a memory, wherein the processor reads a computer program in the memory for executing the aforementioned method for adaptive rate data reading and writing.
The invention has the following technical effects: 1) through verification, the start bit of the baud rate identification frame meets the requirement of minimum duration, so that burrs on a signal line can be filtered; 2) verifying the correctness of the baud rate of the data bit for generating the self-adaptive rate clock by using the baud rate of the start bit of the baud rate identification frame, and ensuring the self-adaptive adjustment of the communication rate by combining with the start bit detection; 3) verifying the value of the data bit by using a specific preset value, and further keeping the accuracy of the baud rate; 4) the slave device is self-adaptive to the master device, the level for detecting the baud rate does not need fixed time, the master device is not limited, and the master device is not required to be configured, so that the slave device is suitable for various master devices, and is wide in application range and convenient to operate; 5) and the start bit check timeout mechanism is utilized to avoid the exception of the slave device caused by the non-specification of the master device.
Drawings
Fig. 1 is a frame structure diagram of a baud rate identification frame according to a first embodiment of the present invention;
FIG. 2 is a schematic diagram of a main device working flow according to a first embodiment of the present invention;
FIG. 3 is a schematic flow chart of a slave device according to a first embodiment of the present invention;
FIG. 4 is a schematic flow chart of a slave device according to a second embodiment of the present invention;
fig. 5 is a schematic structural diagram of a slave device according to an embodiment of the present invention.
Detailed Description
The technical contents of the invention are described in detail below with reference to the accompanying drawings and specific embodiments.
The method is used for single-wire communication between the master equipment and the slave equipment, and the single-wire communication has the advantage of saving IO (input/output) resources. The master device and the slave device may be connected through one IO pin. The master device and the slave device are both controller chips, such as single-chip microcomputers. The master device is a device which actively initiates communication action, and reads and writes the slave device through a single line. A slave device is a device that performs a read or write action to the memory of the slave device based on data sent by the master device.
In the method of the invention, the slave device generates a clock with an adaptive rate by utilizing a frame of data with preset content sent by the master device, and theoretically, the clock of the slave device is equal to the baud rate of data sent and received by the master device in communication, so that the slave device can complete communication with the master device according to the clock. The method has the advantages that the stability of the frame data for generating the clock is verified doubly, so that the generated clock for communication is accurate, and the device can better adapt to the data reading and writing rate of the main device.
< first embodiment >
As shown in fig. 1 to fig. 3, the reading and writing of data from and to the slave device by the master device is divided into the following steps:
1. after the slave equipment is powered on, the start bit of the frame is identified according to the baud rate from the master equipment, and the baud rate of the start bit is calculated.
Before the slave device communicates with the master device (for example, the slave device is just reset, and at this time, the baud rate for generating a clock for communication does not exist in the slave device), before sending a read-write command, the master device needs to be controlled to send a baud rate identification frame to the slave device, so that the slave device generates a clock according to the baud rate of the baud rate identification frame, and the clock is used to cooperate with the read-write action of the master device.
The format of the baud rate identification frame sent by the master device to the slave device is the same as the format of frames of other data types sent in the communication process, for example, the format of the frame is the same as the format of a UART (Universal Asynchronous Receiver/Transmitter), the first bit of each frame of data is a start bit, and the last bit of each frame of data is a stop bit.
Fig. 1 is a diagram illustrating a frame format according to the present invention. As shown in fig. 1, the start bit of the baud rate identification frame has a different role from the start bits of other types of frames, and the slave device can be used to determine whether the baud rate of each bit of the baud rate identification frame is correct. The slave device has a baud rate detector for detecting the baud rate of the received signal.
If the default state of the data line used for communication by the master device and the slave device is high level, setting the start bit (same as other types of data frames) of the baud rate identification frame to be a low level pulse; conversely, if the default state of the data line used by the master device and the slave device for communication is low, the start bit of the baud rate identification frame is set to a high-level pulse. In other words, the level of the start bit of the baud rate identification frame is set to be opposite to the level used by default for data communication between the master device and the slave device.
2. And the slave equipment receives the data bits of the baud rate identification frame and judges the validity of the baud rate identification frame.
The master device sends the data bits of the baud rate identification frame to the slave device immediately after sending out the start bit of the baud rate identification frame.
The slave device verifies the validity of the baud rate identification frame according to the data bits of the received baud rate identification frame, and the verification comprises the following two aspects of verification:
(1) verifying baud rate validity of baud rate identification frame by slave equipment
The baud rate detector in the slave equipment can sequentially acquire the baud rate of each bit of data in the baud rate identification frame and compare the baud rate with the baud rate of the start bit acquired in the previous step so as to judge whether the baud rate of each bit of data in the baud rate identification frame is effective or not and whether the data of the baud rate identification frame is correct or not.
The baud rate of each bit of data of the baud rate identification frame is not too large or too small compared with the baud rate of the start bit. And if the baud rate of each bit of data is 0.5-1.5 times of the baud rate of the start bit (which indicates that the master equipment can transmit data at a more stable baud rate), determining that the baud rate of the baud rate identification frame is effective. If any one of the bits does not satisfy the above condition, the slave device discards the data received from the master device.
(2) The slave device verifies the validity of the value of the baud rate identification frame.
The slave device verifies whether the value of the baud rate identification frame is equal to a predetermined value. The predetermined value stored in the register is automatically read by an automatically running program after the slave device is powered on.
The effective baud rate identification frame can be 8 bits of data or 16 bits and the like (the bit number of each frame of data is equal to that of each frame of communication, if the bit number of each frame of data is 16 bits, the baud rate identification frame is 16 bits). The more bits of the baud rate identification frame, the more accurate the obtained baud rate of the data sent by the main equipment.
The start bit is a low level pulse, and the sequence of sending the baud rate identification frame is from the high bit of the data to the low bit, so that the predetermined value is 0xAA (the baud rate identification frame is 8 bits) or 0xAAA (the baud rate identification frame is 16 bits); the start bit is a low level pulse and is transmitted from the low bit to the high bit of the data, the predetermined value is 0x55 (baud rate identification frame is 8 bits) or 0x5555 (baud rate identification frame is 16 bits).
The start bit is a high level pulse, and the sequence of sending the baud rate identification frame is from the high bit to the low bit of the data, so that the baud rate identification frame is 0x55 or 0x 5555; the start bit is a high level pulse, and the sequence of sending the baud rate identification frame is from the high bit to the low bit of the data, so that the baud rate identification frame is 0xAA or 0 xAAA.
The purpose of this design is to make each bit of data of the baud rate identification frame different, distinguish each bit of data, and send the first bit of data of the baud rate identification frame different from the data of the start bit, in order to distinguish the start bit.
3. The slave device calculates an average baud rate of data bits of the baud rate identification frame and stores the average baud rate.
The slave device sums the baud rates of each bit of data of the baud rate identification frame, calculates an average value, obtains an average baud rate, and stores the average baud rate in a register as a preset value. As long as the master device successfully sends the baud rate identification frame to the slave device, the communication between the master device and the slave device is realized, namely the preset value of the baud rate identification frame is stored in the slave device, the master device does not need to send the baud rate identification frame to the slave device any more unless the slave device is powered off or reset. The stored average baud rate can be repeatedly used as the basis for generating the baud rate clock next time.
4. The slave device generates a baud rate clock based on the average baud rate.
The slave device is provided with a baud rate clock generator which is used for generating a baud rate clock according to the average baud rate, and the baud rate clock can ensure the synchronism of the read-write actions of the master device and the slave device.
The slave device can generate a baud rate clock according to the average baud rate each time the start bit of each frame of data sent by the master device is received.
The method has the advantages that if the slave device generates the baud rate clock at one time according to the average baud rate, the baud rate clock is not changed afterwards, and because the baud rate clock has errors with the baud rate of the data sent by the master device, the longer the running time of the baud rate clock is, the larger the error with the baud rate of the data sent by the master device is, the clock is reset once when the start bit is received, the previous errors can be eliminated, and the errors are prevented from being accumulated continuously.
5. And the slave equipment acquires the read-write command frame and judges that the master equipment needs to perform read or write actions.
The master device sends a read-write command frame to the slave device, and the slave device acquires the read-write command frame and judges whether the master device needs to perform read or write actions.
The slave device acquires a read-write command frame sent by the master device according to the baud rate of the baud rate clock, and the 1 st bit data (such as high level write and low level read) of the acquired read-write command frame judges whether the master device writes data into the slave device or reads the data. If the data is judged to be written, all the bit data behind the 1 st bit data of the read-write command frame are addresses of the data to be written; if the data is judged to be read, the mode of the I/O used for communication of the slave device is configured to be a sending mode, and all bit data behind the 1 st bit data of the read-write command frame are addresses of the data to be read. The read and write command frame may be 8 bits of data.
6. The slave device cooperates with the master device to complete a read or write operation.
If the data is to be read according to the read-write command frame, the slave device reads the data of the address corresponding to the read-write command frame from a memory of the slave device, sends the data to the master device according to the baud rate of the baud rate clock, and configures the I/O mode of the slave device for communication as a receiving mode after the slave device sends a stop bit of the read-data frame sent by the slave device.
And if the data is to be written according to the read-write command frame, the slave device acquires the data to be written from the master device according to the baud rate of the baud rate clock and writes the data into a memory of the slave device.
According to the method, the master device and the slave device can communicate by using one data line, the use is more flexible under the condition of shortage of I/O resources, the slave device can generate a clock with a self-adaptive baud rate according to the baud rate of a signal sent by the master device, the synchronism of the read-write operation completed by the matching of the master device and the slave device is ensured, and before the read-write operation is completed, whether the sent data is normal or not and whether the sent data is interfered or not is verified by using specific data, so that the data can be more stably received or sent by using one data line.
< second embodiment >
As shown in fig. 1, fig. 2, and fig. 4, compared with the first embodiment, a step of verifying the start bit between the master device and the slave device is further added in this embodiment. That is, the slave device verifies whether the start bit of the baud rate identification frame from the master device meets the requirement of the minimum duration. This has the advantage that short-time glitches of the signal line due to interference can be filtered out. The minimum duration is typically 8 times or 16 times the slave clock period, etc.
The specific implementation mode is that after power-on, the baud rate is received to identify the start bit of the frame. At this time, the slave device starts a counter, the counter is started after the slave device receives the start bit, the counter counts the value +1 in each clock cycle of the slave device, and the start bit is ended, so that whether the counting result of the counter is greater than the preset value or not is judged. The preset value is greater than or equal to the minimum duration and is a multiple of the minimum duration. If the baud rate is greater than the preset value, the next step is carried out, and the validity of the baud rate identification frame is judged (refer to step 2 in the first embodiment).
After the power is on, the starting bit of the baud rate identification frame is received, and meanwhile, the total time for maintaining the starting bit can be calculated by using the counting result of the counter, so that the baud rate of the starting bit can be obtained and is used for judging the validity of the baud rate identification frame.
In practical applications, the time length of the start bit is not longer, so as to prevent the count from exceeding the maximum value that the counter supported by the slave device can count, for example, the slave device has a 15-bit counter built therein, the slave device cannot count the time length of the start bit by using the counter and the clock of the slave device for more than 32767 system clock cycles, and thus the time length of the start bit cannot exceed 32767 times the clock cycle of the slave device.
It can be seen that the present invention has the following advantages: 1) through verification, the start bit of the baud rate identification frame meets the requirement of minimum duration, so that burrs on a signal line can be filtered; 2) verifying the correctness of the baud rate of the data bit for generating the self-adaptive rate clock by using the baud rate of the start bit of the baud rate identification frame, and ensuring the self-adaptive adjustment of the communication rate by combining with the start bit detection; 3) verifying the value of the data bit by using a specific preset value, and further keeping the accuracy of the baud rate; 4) the slave device is self-adaptive to the master device, the level for detecting the baud rate does not need fixed time, the master device is not limited, and the master device is not required to be configured, so that the slave device is suitable for various master devices, and is wide in application range and convenient to operate; 5) and the start bit check timeout mechanism is utilized to avoid the exception of the slave device caused by the non-specification of the master device.
The above is a detailed description of the method and interface for writing and reading data according to the present invention. It will be apparent to those skilled in the art that any obvious modifications thereof can be made without departing from the spirit of the invention, which infringes the patent right of the invention and bears the corresponding legal responsibility.
Claims (10)
1. A data read-write method of adaptive rate is characterized by comprising the following steps:
s1: after the slave equipment is powered on, identifying the start bit of a frame according to the baud rate from the master equipment, and calculating the baud rate of the start bit;
s2: the slave equipment receives the data bits of the baud rate identification frame and judges the validity of the baud rate identification frame;
s3: the slave device calculates the average baud rate of the data bits of the baud rate identification frame and stores the average baud rate;
s4: the slave equipment generates a baud rate clock according to the average baud rate;
s5: the method comprises the steps that a master device sends a read-write command frame to a slave device, the slave device obtains the read-write command frame, and the master device is judged to perform read or write actions;
s6: the slave device cooperates with the master device to complete a read or write operation.
2. The adaptive-rate data read/write method according to claim 1,
the data bit of the baud rate identification frame is positioned behind the start bit of the baud rate identification frame;
and the slave equipment verifies the validity of the baud rate identification frame according to the data bits of the baud rate identification frame.
3. The adaptive-rate data read/write method according to claim 2,
the slave device verifies the baud rate validity of the baud rate identification frame by comparing the baud rate of the data bit of the baud rate identification frame with the baud rate of the start bit of the baud rate identification frame.
4. The adaptive-rate data read/write method according to claim 3,
the slave device sequentially obtains the baud rate of each bit of data in a baud rate identification frame, compares the baud rate with the baud rate of the start bit of the baud rate identification frame, and judges that the baud rate of the baud rate identification frame is effective if the baud rate of each bit of data is 0.5-1.5 times of the baud rate of the start bit.
5. The adaptive-rate data read/write method according to claim 2 or 3,
and the slave equipment judges whether the numerical value of the baud rate identification frame is equal to a preset value or not so as to verify the numerical value validity of the baud rate identification frame.
6. The adaptive-rate data read/write method according to claim 5,
the slave device sums the baud rates of each bit of data of the baud rate identification frame, and then calculates an average value to obtain an average baud rate serving as a preset value;
the slave device automatically reads the predetermined value upon power-up.
7. The adaptive-rate data read/write method according to claim 5,
the predetermined value is a value such that each bit of data of the baud rate identification frame is different and the first bit is different from the start bit.
8. The adaptive-rate data read/write method according to claim 7,
the start bit is a low level pulse, and the sequence of sending the baud rate identification frame is from the high bit of the data to the low bit, so that the preset value is 0xAA or 0 xAAAA; the start bit is a low level pulse and is transmitted from a low bit to a high bit of data, the predetermined value is 0x55 or 0x 5555;
the start bit is a high level pulse, and the sequence of sending the baud rate identification frame is from the high bit to the low bit of the data, so that the baud rate identification frame is 0x55 or 0x 5555; the start bit is a high level pulse, and the sequence of sending the baud rate identification frame is from the high bit to the low bit of the data, so that the baud rate identification frame is 0xAA or 0 xAAA.
9. The adaptive-rate data read/write method according to claim 8,
and the slave equipment starts counting after receiving the start bit, counts the value of +1 in each clock period of the slave equipment until the start bit is finished, and judges whether the counting result of the counter is greater than a preset value or not.
10. An apparatus for an adaptive rate data read-write method comprising a processor and a memory, wherein the processor reads a computer program in the memory for performing the adaptive rate data read-write method according to any of claims 1-9.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202111324729.0A CN114095300B (en) | 2021-11-10 | 2021-11-10 | Data reading and writing method and device with self-adaptive rate |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202111324729.0A CN114095300B (en) | 2021-11-10 | 2021-11-10 | Data reading and writing method and device with self-adaptive rate |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN114095300A true CN114095300A (en) | 2022-02-25 |
| CN114095300B CN114095300B (en) | 2023-05-30 |
Family
ID=80299841
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202111324729.0A Active CN114095300B (en) | 2021-11-10 | 2021-11-10 | Data reading and writing method and device with self-adaptive rate |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN114095300B (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN116886247A (en) * | 2023-09-01 | 2023-10-13 | 珠海芯探索微电子有限公司 | Baud rate self-adaption method and device based on UART communication, UART system and medium |
Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101399635A (en) * | 2008-09-28 | 2009-04-01 | 中兴通讯股份有限公司 | Baud rate adaptation method, apparatus and host for communication |
| CN102098055A (en) * | 2010-12-28 | 2011-06-15 | 上海磁浮交通发展有限公司 | Data baud rate adaptive digital-analogue conversion device |
| CN103618588A (en) * | 2013-11-26 | 2014-03-05 | 中国科学院嘉兴微电子与***工程中心 | Automatic Baud rate detection method and detection module |
| CN103970698A (en) * | 2014-02-28 | 2014-08-06 | 北京经纬恒润科技有限公司 | Serial communication baud rate identification method and device, microcontroller and system |
| US20200052801A1 (en) * | 2018-08-06 | 2020-02-13 | Shenzhen GOODIX Technology Co., Ltd. | Circuit for calibrating baud rate and serial port chip |
| CN111181815A (en) * | 2020-03-11 | 2020-05-19 | 苏州纳芯微电子股份有限公司 | Automatic baud rate detection circuit and detection method thereof |
| CN111258514A (en) * | 2020-01-20 | 2020-06-09 | 东莞炜煌打印机有限公司 | Baud rate self-adaption method and device and printer |
| CN111737182A (en) * | 2020-06-29 | 2020-10-02 | 山东管理学院 | Automatic configuration method and system for serial communication parameters |
-
2021
- 2021-11-10 CN CN202111324729.0A patent/CN114095300B/en active Active
Patent Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101399635A (en) * | 2008-09-28 | 2009-04-01 | 中兴通讯股份有限公司 | Baud rate adaptation method, apparatus and host for communication |
| CN102098055A (en) * | 2010-12-28 | 2011-06-15 | 上海磁浮交通发展有限公司 | Data baud rate adaptive digital-analogue conversion device |
| CN103618588A (en) * | 2013-11-26 | 2014-03-05 | 中国科学院嘉兴微电子与***工程中心 | Automatic Baud rate detection method and detection module |
| CN103970698A (en) * | 2014-02-28 | 2014-08-06 | 北京经纬恒润科技有限公司 | Serial communication baud rate identification method and device, microcontroller and system |
| US20200052801A1 (en) * | 2018-08-06 | 2020-02-13 | Shenzhen GOODIX Technology Co., Ltd. | Circuit for calibrating baud rate and serial port chip |
| CN111258514A (en) * | 2020-01-20 | 2020-06-09 | 东莞炜煌打印机有限公司 | Baud rate self-adaption method and device and printer |
| CN111181815A (en) * | 2020-03-11 | 2020-05-19 | 苏州纳芯微电子股份有限公司 | Automatic baud rate detection circuit and detection method thereof |
| CN111737182A (en) * | 2020-06-29 | 2020-10-02 | 山东管理学院 | Automatic configuration method and system for serial communication parameters |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN116886247A (en) * | 2023-09-01 | 2023-10-13 | 珠海芯探索微电子有限公司 | Baud rate self-adaption method and device based on UART communication, UART system and medium |
| CN116886247B (en) * | 2023-09-01 | 2023-11-21 | 珠海芯探索微电子有限公司 | Baud rate self-adaption method and device based on UART communication, UART system and medium |
Also Published As
| Publication number | Publication date |
|---|---|
| CN114095300B (en) | 2023-05-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN104811273B (en) | A kind of implementation method of high speed monobus communication | |
| US10241953B2 (en) | Dynamic data-link selection over common physical interface | |
| CN100366029C (en) | Communication controller, host-side controller, communication equipment, communication system and method | |
| CN110471872B (en) | System and method for realizing M-LVDS bus data interaction based on ZYNQ chip | |
| CN111737173B (en) | I2C bus communication control method, device, system and readable storage medium | |
| CN101399654A (en) | Serial communication method and apparatus | |
| CN107147553B (en) | Method, device and equipment for adjusting Baud rate and frame format of slave station | |
| US8161221B2 (en) | Storage system provided with function for detecting write completion | |
| CN108011692A (en) | A kind of data communications method for microcontroller | |
| CN115065575B (en) | Data transmission system based on CAN bus controller and electronic equipment | |
| CN112069098B (en) | Baud rate identification method and device | |
| CN105446837B (en) | The method, apparatus and system whether detection IIC interface device connects | |
| CN111694776B (en) | Method and device for identifying communication interface in chip | |
| CN114095300A (en) | Adaptive rate data read-write method and device | |
| JP3566630B2 (en) | Card system, IC card and card reader / writer used for it | |
| EP0564118B1 (en) | Serial data transfer apparatus | |
| CN105354157A (en) | Method, device and system for configuring IIC (Inter-Integrated Circuit) device | |
| CN114416622B (en) | Single bus communication system and method | |
| CN100511172C (en) | Inter-board transparent transmission bus test device and method thereof | |
| CN114953787A (en) | Chip, device and data transmission method | |
| CN216352286U (en) | Detection apparatus for I2C bus | |
| CN111796977B (en) | Multi-port UART function testing method based on test bench | |
| CN111158339B (en) | CAN bus simulation monitoring system | |
| CN112822226B (en) | Data transmission method and device, electronic equipment and machine-readable storage medium | |
| CN109960672B (en) | Digital communication method based on GPIO interface |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |