CN113889024B - Source driver and driving circuit thereof - Google Patents

Source driver and driving circuit thereof Download PDF

Info

Publication number
CN113889024B
CN113889024B CN202010874099.3A CN202010874099A CN113889024B CN 113889024 B CN113889024 B CN 113889024B CN 202010874099 A CN202010874099 A CN 202010874099A CN 113889024 B CN113889024 B CN 113889024B
Authority
CN
China
Prior art keywords
buffer
output terminal
circuit
node voltage
compensation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202010874099.3A
Other languages
Chinese (zh)
Other versions
CN113889024A (en
Inventor
马佑升
程智修
林俊甫
詹作晟
杨仁杰
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Novatek Microelectronics Corp
Original Assignee
Novatek Microelectronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Novatek Microelectronics Corp filed Critical Novatek Microelectronics Corp
Publication of CN113889024A publication Critical patent/CN113889024A/en
Application granted granted Critical
Publication of CN113889024B publication Critical patent/CN113889024B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00Control of display operating conditions
    • G09G2320/06Adjustment of display parameters
    • G09G2320/0626Adjustment of display parameters for control of overall brightness

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

The invention discloses a source driver, which is used for driving a light-emitting diode panel and comprises a buffer, a first driving circuit, a second driving circuit and a first driving circuit, wherein the buffer comprises an output end; a plurality of driver circuits coupled to the buffer, each of the plurality of driver circuits comprising: a constant current transistor having a gate controlled by a node voltage of the output terminal of the buffer; and a compensation unit for compensating the node voltage of the output terminal of the buffer when at least one of the plurality of driving circuits is turned on or off.

Description

Source driver and driving circuit thereof
Technical Field
The present invention relates to a source driver for driving a light emitting diode panel and a driving circuit thereof, and more particularly, to a source driver and a driving circuit thereof capable of reducing the influence of voltage coupling on channel current to reduce channel current variation and brightness variation when the driving circuit is turned on or off.
Background
In the Light-emitting diode (LED) driving, a Passive-addressing (Passive Matrix) driving mode connects an anode (P-electrode) of each column (column) of LED pixels in an array to a channel of an LED source driver, and connects a cathode (N-electrode) of each row (row) of LED pixels to a Scan Line (Scan Line) and is grounded through a Scan switch. When a particular column and a particular row are turned on, the led pixels at their intersections are illuminated.
However, when the led source driver side channel is turned on, two coupling paths affect other channels, which affects the luminance of the led pixel. In view of the above, there is a need for improvement in the prior art.
Disclosure of Invention
Therefore, it is a primary objective of the present invention to provide a source driver and a driving circuit thereof, which can reduce the influence of voltage coupling on channel current when the driving circuit is turned on or off, so as to reduce the channel current variation and the brightness variation.
The invention discloses a source driver, which is used for driving a light-emitting diode panel and comprises a buffer, a first driving circuit, a second driving circuit and a first driving circuit, wherein the buffer comprises an output end; a plurality of driver circuits coupled to the buffer, each of the plurality of driver circuits comprising: a constant current transistor having a gate controlled by a node voltage of the output terminal of the buffer; and a compensation unit for compensating the node voltage of the output terminal of the buffer when at least one of the plurality of driving circuits is turned on or off.
The invention also discloses a driving circuit, which is used for driving a source electrode driver of a light-emitting diode panel, and the driving circuit comprises a constant current transistor and a buffer, wherein the constant current transistor is provided with a gate electrode, and the gate electrode is controlled by a node voltage of an output end of the buffer; and a compensation unit for compensating the node voltage of the output terminal of the buffer when at least one of the plurality of driving circuits is turned on or off.
Drawings
Fig. 1 is a schematic diagram of a passive address-driven led panel.
Fig. 2 is a schematic diagram of a source driver shown in fig. 1.
Fig. 3 is a schematic diagram illustrating the operation of the source driver shown in fig. 2.
Fig. 4 is another operation diagram of the source driver shown in fig. 2.
Fig. 5 is a schematic diagram of a source driver according to an embodiment of the invention.
Fig. 6 is an operation diagram of the source driver shown in fig. 5.
Fig. 7 is another operation diagram of the source driver shown in fig. 5.
Fig. 8 is a schematic diagram illustrating an operation of another source driver according to an embodiment of the invention.
Fig. 9 is a schematic diagram of another driving circuit according to an embodiment of the invention.
Wherein the reference numerals are as follows:
10. light emitting diode panel
102,502 Source driver
104. Scanning circuit
200. Buffer device
202. Pulse width modulation circuit
204. Amplifier with a high-frequency amplifier
504. Compensation unit
C1-Cm channel
S1-S n scanning line
C S1 ~C Sn Scanning capacitor
C LED11 ~C LEDmn Light-emitting diode capacitor
(1) To (5) node
VB, VN, VN [1] to VN [ m ] node voltage
DC 1-DC m, DC drive circuit
C GD Parasitic capacitance
MPWM pulse width modulation transistor
MPS constant current transistor
VDD System Voltage
VREF reference voltage
I C[1] ~I C[m] ,I C Channel current
I P[1] ~I P[m] ,I N[1] ~I N[m] ,I P ,I N Compensation circuit
R VB Resistance (RC)
PR, PF control signal
PWM pulse width modulation signal
Detailed Description
Referring to fig. 1, fig. 1 is a schematic diagram of a Passive Matrix (Passive Matrix) driven Light-emitting diode (LED) panel 10. As shown in FIG. 1, the LED panel 10 includes a source driver 102, a scan circuit 104, and a channel C [1]]~C[m]Scanning line S1]~S[n]Scanning capacitor C S1 ~C Sn LED capacitor C LED11 ~C LEDmn And a corresponding light emitting diode. The source driver 102 is used to drive the channel C [1]]~C[m]And the scan circuit 104 is used to scan the line S [1] through the corresponding switch]~S[n]Grounding, scanning capacitance C S1 ~C Sn Make the scanning line S [1]]~S[n]When not grounded, no voltage difference is formed between the LEDs, and the scan line S [1] is scanned by the scan circuit 104]~S[n]The middle specific scan line is grounded and the source driver 102 drives channel C [1]]~C[m]When the light emitting diode is in a specific channel, the light emitting diode at the intersection point can be conducted.
For example, when the scan circuit 104 will scan the line S [1]]Grounded and source driver 102 drives channel C [1]]Then, the capacitor C of the light emitting diode can be arranged LED11 And forming a voltage-spanning conduction corresponding light-emitting diode. However, source driver 102 drives channel C [1]]The variation of time voltage is realized by coupling other undriven and floating channel outputs (such as coupling channel C [2 ] via node (1) > (2) > (3) > (4) > (5)) via LED lamp panel capacitive coupling path]) And at this time scanning line S [1]]Grounding the LED capacitor C LED21 ~C LEDm1 The cross-voltage is affected and the led on-current is affected accordingly. Therefore, if the number of the channels is increased, the capacitive coupling of the lamp panel of the light-emitting diode is stronger, the cross voltage is influenced more, the current change is larger, and the brightness change is larger.
On the other hand, referring to fig. 2, fig. 2 is a schematic diagram of the source driver 102 shown in fig. 1. As shown in FIG. 2, a node voltage VB of an output terminal of a buffer 200 controls the driving circuit DC [1]]~DC[m]To channel C1]~C[m]Driving is performed. For example, in the driving circuit DC [1]]In the middle, a Pulse Width modulation (Pulse Width modulation)A PWM) circuit 202 for controlling a PWM transistor MPWM to turn on or off according to a PWM signal to turn on or off a channel C1]The pulse width of the pulse width modulation signal and the magnitude of the stable channel current provided by a constant current transistor MPS (constant current source) determine the brightness of the emitted light. When the pulse width modulation transistor MPWM is turned off, a node voltage VN [1]Will instantly rise to a system voltage VDD or a negative feedback node voltage VN [1] of an amplifier 204 when the PWM transistor MPWM is turned on]Will be instantly pulled down to a reference voltage VREF, and further pass through a parasitic capacitor C of the constant current transistor MPS GD The node voltage VB at the gate of the constant current transistor MPS is disturbed. In this case, since the channel current is influenced by the actions of other channels, the greater the number of the action channels, the stronger the coupling, the greater the influence of the constant current source, the greater the change in the channel current, and the greater the change in the luminance.
For example, referring to fig. 3, fig. 3 is an operation diagram of the source driver 102 shown in fig. 2. As shown in the upper half of FIG. 3, by a scan line S [1]]Conduction is taken as an example when there is only channel C [1]]When the transistor is turned on, the transistor MPWM is turned on and the node voltage VN [1]Pulled down to a reference voltage VREF, the node voltage VB is slightly coupled down, a channel current I C[1] The instantaneous current increases only slightly. On the other hand, as shown in the lower half of FIG. 3, channel C [1]]~C[m]When all are turned on simultaneously, the node voltage VB is severely coupled downwards and the channel current I C[1] ~I C[m] The instantaneous current is greatly increased, and in addition, the lamp panel capacitance path coupling shown in fig. 1 is adopted, so that the current is greatly increased, and the brightness is changed.
On the other hand, referring to fig. 4, fig. 4 is another operation diagram of the source driver 102 shown in fig. 2. As shown in the upper half of FIG. 4, by scanning line S [1]]Conducting as an example, channel C [1]]~C[m-1]Remains open, channel Cm]Turn off and corresponding to the pulse width modulation transistor MPWM, turn off, node voltage VN [ m ]]Rising to system voltage VDD, node voltage VB coupled upwards, channel current I C[1] ~I C[m-1] The instantaneous current is slightly reduced. On the other hand, as shown in the lower half of FIG. 4, channel C [1]]Remains open, channel C2]~C[m]Off, node voltage VBIs severely coupled upwards, channel current I C[1] The instantaneous current is greatly attenuated, so that the brightness is changed.
In contrast, referring to fig. 5, fig. 5 is a schematic diagram of a source driver 502 according to an embodiment of the invention, and the source driver 502 can be used in the source driver 102 shown in fig. 1 instead of the source driver 102 shown in fig. 2. The source driver 502 is substantially similar to the source driver 102, so the components with similar functions and structures are represented by the same symbols, and the main difference between the source driver 502 and the source driver 102 is that each driving circuit DC [1] in the source driver 502]~DC[m]A compensation unit 504 is further included for compensating the node voltage VB at the output terminal of the buffer 200 when at least one driving circuit is turned on or off. Specifically, the compensation unit 504 boosts the node voltage VB at the output terminal of the buffer 200 when the at least one driving circuit is turned on, and lowers the node voltage VB at the output terminal of the buffer 200 when the at least one driving circuit is turned off. For example, the driving circuit DC [1]]The middle compensation unit 504 may include a compensation circuit I P[1] 、I N[1] For raising and lowering the node voltage VB respectively, a compensation circuit I is shown in FIG. 5 P[1] 、I N[1] Is a current source. In addition, the compensation unit 504 can turn on or off the node voltage VB for compensating the gate of the corresponding constant current transistor MPS for the corresponding driving circuit, but can also turn on or off the node voltage VB for compensating the gate of the corresponding constant current transistor MPS for other driving circuits.
In detail, referring to fig. 6, fig. 6 is an operation diagram of the source driver 502 shown in fig. 5. As shown in FIG. 6, channel C [1]]~C[m]When all are turned on simultaneously (i.e. when at least one driving circuit and corresponding channel are turned on), the compensation circuit I P[1] ~I P[m] Output synchronously with the channel, adjustable compensation circuit I P[1] ~I P[m] Output time length to raise node voltage VB to compensate for node voltage VN [1]~VN[m]The voltage drop after coupling (compared to the lower half of FIG. 3, the embodiment of the present invention can reduce the change of the node voltage VB from the dotted line to the solid line to decrease the channel current I C[1] ~I C[m] The change is reduced from the dashed line to the solid line). It should be noted that the more channels that are openedThe stronger the coupling from the lamp panel capacitive path, but at the same time the compensation circuit I of the multi-channel P[1] ~I P[m] The more the node voltage VB is compensated, the more the compensation amount is, so that the compensation amount can be mutually compensated to reduce the channel current variation and the brightness variation.
On the other hand, referring to fig. 7, fig. 7 is another operation diagram of the source driver 502 shown in fig. 5. As shown in FIG. 7, channel C [1]]Remains open and channel C2]~C[m]When the circuit is turned off (i.e. when at least one driving circuit and corresponding channel are turned off), the compensation circuit I N[2] ~I N[m] Output after the channel is closed, the compensation circuit I can be adjusted N[2] ~I N[m] Output time length to reduce node voltage VB by node voltage VN [2 ]]~VN[m]The boosted voltage after coupling (compared to the lower half of FIG. 4, the embodiment of the present invention can reduce the change of the node voltage VB from the dotted line to the solid line to decrease the channel current I C[1] The change is reduced from the dashed line to the solid line). It should be noted that the more channels that are closed, the stronger the coupling from the lamp panel capacitive path, but at the same time the multi-channel compensation circuit I N[2] ~I N[m] The more the node voltage VB is compensated, the more the compensation amount is, the more the compensation amount can be mutually compensated, so that the channel current variation and the brightness variation can be reduced.
It is noted that, in the embodiment of the invention, the node voltage VB at the output terminal of the buffer 200 is compensated when at least one driving circuit is turned on or off, so as to reduce the influence of the voltage coupling on the channel current, and thus to reduce the channel current variation and the brightness variation. It is not limited to the above description but may be modified or changed by one of ordinary skill in the art. For example, a compensation circuit I is shown in FIG. 5 P[1] 、I N[1] Is a current source, but the compensating circuit I P[1] 、I N[1] May be implemented with any of the circuits of mosfet switches, diodes, source followers, operational amplifiers, current sources, etc.
On the other hand, the compensation unit may also comprise other components. For example, referring to fig. 8, fig. 8 is a schematic diagram illustrating an operation of a source driver 802 according to an embodiment of the invention, in which the source driver 802 can be used in the source driver 102 shown in fig. 1 instead of the source driver 102 shown in fig. 2. SourceThe gate driver 802 is substantially similar to the source driver 502, so that the components with similar functions and structures are denoted by the same symbols, and the main difference between the source driver 802 and the source driver 502 is that each driving circuit DC [1] in the source driver 802]~DC[m]A compensation unit 804 is also included and includes a resistor R VB Coupled between the output terminal of the buffer 200 and the gate of the constant current transistor MPS to substantially reduce the coupling from the node voltage VN to the node voltage VB (the resistor R) VB The filter can have the function of a resistance-capacitance filter (RC filter), so that the coupling of the node voltage VN to the node voltage VB is isolated, and the influence of the voltage coupling on other channels when the channels are opened or closed is reduced. In this case, the embodiment of the present invention can reduce the variation of the node voltage VB from the dotted line to the solid line (less than the variation of the solid line in FIG. 6) to decrease the channel current I to the lower half of FIG. 3, as shown in the upper right of FIG. 8 C[1] ~I C[m] The variation is reduced from the dotted line to the solid line (less variation than the solid line of fig. 6) to further reduce the luminance variation. In addition, compared to the lower half of FIG. 4, as shown in the lower right of FIG. 8, the embodiment of the present invention can reduce the variation of the node voltage VB from the dotted line to the solid line (less than the variation of the solid line of FIG. 7) to decrease the channel current I C[1] The variation is reduced from the dotted line to the solid line (less variation than the solid line of fig. 7) to further reduce the luminance variation.
Alternatively, the pwm circuit 202 may be implemented in any form. For example, referring to fig. 9, fig. 9 is a schematic diagram illustrating an operation of a driving circuit DC according to an embodiment of the invention, the driving circuit DC can be the driving circuit DC [1] shown in fig. 8]~DC[m]Any of them. As shown in fig. 9, the PWM circuit 202 controls a PWM transistor MPWM to be turned on or off according to a PWM signal PWM. The PWM circuit 202 receives the PWM signal PWM through an inverter to generate an inverse signal, and a switch is coupled between the system voltage VDD and the gate of the PWM transistor MPWM for being controlled by the inverse signal, and controls the gate of the PWM transistor MPWM to be at a high level (the system voltage VDD) and to be turned off when the PWM signal PWM is at a low level. The PWM circuit 202 is coupled to the amplifier through another switchAn output terminal of the amplifier 204 is connected to a gate of the PWM transistor MPWM for being controlled by the PWM signal PWM to form a negative feedback to fix a source voltage (i.e., a node voltage VN) of the PWM transistor PWM at a reference voltage VREF when the PWM signal PWM is at a high level. When the PWM signal is switched from low level to high level, a control signal PR controls a compensation circuit I P The (current-supplying) elevated node voltage VB is compensated, when the pulse width modulation signal PWM is switched from high level to low level, a control signal PF controls a compensation circuit I N The node voltage VB is reduced (by drawing current) for compensation, and the rest of the operations can be referred to the above description and will not be described herein again.
In summary, the present invention compensates the node voltage of the output terminal of the buffer when at least one driving circuit is turned on or off to reduce the influence of the voltage coupling on the channel current, thereby reducing the channel current variation and the brightness variation.
The above description is only a preferred embodiment of the present invention and is not intended to limit the present invention, and various modifications and changes may be made by those skilled in the art. Any modification, equivalent replacement, or improvement made within the spirit and principle of the present invention should be included in the protection scope of the present invention.

Claims (23)

1. A source driver for driving a light emitting diode panel, comprising:
a buffer including an output terminal; and
a plurality of driver circuits coupled to the buffer, each of the plurality of driver circuits comprising:
a constant current transistor having a gate controlled by a node voltage of the output terminal of the buffer; and
a compensation unit for compensating the node voltage of the output terminal of the buffer,
wherein the plurality of compensation units of the plurality of driving circuits are electrically connected to the output terminal of the buffer.
2. The source driver of claim 1, wherein the compensation unit boosts the node voltage of the output terminal of the buffer when at least one of the plurality of driving circuits is turned on.
3. The source driver of claim 1, wherein the compensation unit decreases the node voltage of the output terminal of the buffer when at least one of the plurality of driving circuits is turned off.
4. The source driver of claim 1, wherein the compensation unit comprises:
a first compensation circuit for boosting the node voltage at the output terminal of the buffer when at least one of the plurality of driving circuits is turned on; and
a second compensation circuit for reducing the node voltage at the output terminal of the buffer when the at least one of the plurality of driving circuits is turned off.
5. The source driver of claim 4, wherein one of the first compensation circuit and the second compensation circuit is implemented by any one of a MOSFET switch, a diode, a source follower, an operational amplifier, or a current source.
6. The source driver of claim 1, wherein the compensation unit compensates the node voltage of the output terminal of the buffer when the driving circuits are turned on or off.
7. The source driver of claim 1, wherein the larger the number of driving circuits turned on or off among the plurality of driving circuits, the larger the compensation amount of the compensation unit performing compensation among the plurality of driving circuits.
8. The source driver of claim 1, wherein the compensation unit further comprises a resistor coupled between the output terminal of the buffer and the gate of the constant current transistor.
9. The source driver as claimed in claim 1, wherein each of the plurality of driving circuits further comprises a pulse width modulation circuit for controlling a pulse width modulation transistor to be turned on or off according to a pulse width modulation signal.
10. The source driver of claim 9, wherein the pulse width modulation circuit comprises:
an inverter for receiving the pulse width modulation signal to generate an inverted signal: and
a first switch coupled between a system voltage and a gate of the pwm transistor, for being controlled by the inversion signal to control a gate of the pwm transistor to be turned off at a high level when the pwm signal is at a low level.
11. The source driver of claim 9, wherein the pulse width modulation circuit comprises:
a second switch, coupled between an output terminal of an amplifier and a gate of the pwm transistor, for being controlled by the pwm signal to form a negative feedback to fix a source voltage of the pwm transistor at a reference voltage when the pwm signal is at a high level.
12. The source driver as claimed in claim 9, wherein a first control signal controls a first compensation circuit to raise the node voltage of the output terminal of the buffer when the pwm signal is switched from a low level to a high level, and a second control signal controls a second compensation circuit to lower the node voltage of the output terminal of the buffer when the pwm signal is switched from the high level to the low level.
13. A driving circuit for a source driver driving a light emitting diode panel, comprising:
a constant current transistor having a gate controlled by a node voltage of an output terminal of a buffer; and
a compensation unit for compensating the node voltage of the output terminal of the buffer,
wherein the compensation unit of the driving circuit is electrically connected to the output terminal of the buffer, and each of the compensation units of each of the driving circuits of the plurality of driving circuits is connected to each other.
14. The driving circuit of claim 13, wherein the compensation unit boosts the node voltage of the output terminal of the buffer when the driving circuit is turned on.
15. The driving circuit of claim 13, wherein the compensation unit decreases the node voltage of the output terminal of the buffer when the driving circuit is turned off.
16. The drive circuit according to claim 13, wherein the compensation unit includes:
a first compensation circuit for raising the node voltage of the output terminal of the buffer when the driving circuit is turned on; and
a second compensation circuit for reducing the node voltage of the output terminal of the buffer when the driving circuit is turned off.
17. The driving circuit of claim 16, wherein one of the first compensation circuit and the second compensation circuit is implemented by any one of a mosfet switch, a diode, a source follower, an operational amplifier, or a current source.
18. The driving circuit according to claim 13, wherein the compensation unit compensates for the node voltage of the output terminal of the buffer when the driving circuit is turned on or off.
19. The driving circuit of claim 13, wherein the compensation unit further comprises a resistor coupled between the output terminal of the buffer and the gate of the constant current transistor.
20. The driving circuit as claimed in claim 13, further comprising a pulse width modulation circuit for controlling a pulse width modulation transistor to be turned on or off according to a pulse width modulation signal.
21. The driver circuit of claim 20, wherein the pulse width modulation circuit comprises:
an inverter for receiving the pulse width modulation signal to generate an inverted signal: and
a first switch coupled between a system voltage and a gate of the pwm transistor, for being controlled by the inversion signal to control a gate of the pwm transistor to be turned off at a high level when the pwm signal is at a low level.
22. The driving circuit of claim 20, wherein the pulse width modulation circuit comprises:
a second switch, coupled between an output terminal of an amplifier and a gate of the pwm transistor, for being controlled by the pwm signal to form a negative feedback to fix a source voltage of the pwm transistor at a reference voltage when the pwm signal is at a high level.
23. The driving circuit as claimed in claim 20, wherein a first control signal controls a first compensation circuit to raise the node voltage of the output terminal of the buffer when the pwm signal is switched from a low level to a high level, and a second control signal controls a second compensation circuit to lower the node voltage of the output terminal of the buffer when the pwm signal is switched from the high level to the low level.
CN202010874099.3A 2020-06-16 2020-08-26 Source driver and driving circuit thereof Active CN113889024B (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US202063039954P 2020-06-16 2020-06-16
US63/039,954 2020-06-16

Publications (2)

Publication Number Publication Date
CN113889024A CN113889024A (en) 2022-01-04
CN113889024B true CN113889024B (en) 2022-12-06

Family

ID=79012054

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202010874099.3A Active CN113889024B (en) 2020-06-16 2020-08-26 Source driver and driving circuit thereof

Country Status (2)

Country Link
CN (1) CN113889024B (en)
TW (1) TWI741759B (en)

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1588525A (en) * 2004-08-03 2005-03-02 友达光电股份有限公司 Single time pulse driving shift temporary storage and display driving circuit using it
CN1722212A (en) * 2004-05-11 2006-01-18 三星电子株式会社 Analogue buffer and driving method thereof have the display device of this impact damper
CN101510410A (en) * 2009-02-25 2009-08-19 福建华映显示科技有限公司 Liquid crystal display
CN107180617A (en) * 2016-03-11 2017-09-19 奕力科技股份有限公司 Buffer circuit and source electrode driving circuit with same
CN207965721U (en) * 2017-11-13 2018-10-12 常州欣盛微结构电子有限公司 A kind of linear voltage manager for low-power consumption digital circuit
CN110247630A (en) * 2018-03-08 2019-09-17 瑞鼎科技股份有限公司 Amplifying circuit and buffer amplifier

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI393106B (en) * 2008-04-23 2013-04-11 Au Optronics Corp Analog buffer with voltage compensation mechanism
TWI396175B (en) * 2008-10-15 2013-05-11 Raydium Semiconductor Corp Source driver
US8289307B2 (en) * 2009-02-27 2012-10-16 Himax Technologies Limited Source driver with low power consumption and driving method thereof
KR20130061422A (en) * 2011-12-01 2013-06-11 삼성전자주식회사 Voltage summing buffer, digital-to-analog converter and source driver in a display device including the same
TWI492205B (en) * 2013-06-17 2015-07-11 Himax Tech Ltd Output buffer circuit of? source driver
TWI527016B (en) * 2014-03-17 2016-03-21 奇景光電股份有限公司 Source driver and a display panel with the source driver
TWI543142B (en) * 2014-09-12 2016-07-21 聯詠科技股份有限公司 Source driver, operatoin method thereof and driving circuit using the same

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1722212A (en) * 2004-05-11 2006-01-18 三星电子株式会社 Analogue buffer and driving method thereof have the display device of this impact damper
CN1588525A (en) * 2004-08-03 2005-03-02 友达光电股份有限公司 Single time pulse driving shift temporary storage and display driving circuit using it
CN101510410A (en) * 2009-02-25 2009-08-19 福建华映显示科技有限公司 Liquid crystal display
CN107180617A (en) * 2016-03-11 2017-09-19 奕力科技股份有限公司 Buffer circuit and source electrode driving circuit with same
CN207965721U (en) * 2017-11-13 2018-10-12 常州欣盛微结构电子有限公司 A kind of linear voltage manager for low-power consumption digital circuit
CN110247630A (en) * 2018-03-08 2019-09-17 瑞鼎科技股份有限公司 Amplifying circuit and buffer amplifier

Also Published As

Publication number Publication date
TW202201372A (en) 2022-01-01
CN113889024A (en) 2022-01-04
TWI741759B (en) 2021-10-01

Similar Documents

Publication Publication Date Title
US7233302B2 (en) Display apparatus with active matrix type display panel
KR101365345B1 (en) Drive device for light emitting diode element, light source device, and display
JP5082028B2 (en) Driving method of pixel circuit for display
JP4544068B2 (en) Light emitting diode element drive circuit, light source device, display device
CN110718195B (en) Light emitting device, display device, and LED display device
US8344633B2 (en) Driving circuit for driving a plurality of light sources arranged in a series configuration
JP4406372B2 (en) Display device and control method thereof
US20210090489A1 (en) Pixel circuit and display panel
US10743380B2 (en) Light emitting diode driving device and light emitting diode backlight module
CN111613185A (en) Light emitting element driving device, light emitting element driving system, and light emitting system
JP3620985B2 (en) Capacitive light emitting device display device and driving method thereof
US20180132346A1 (en) Electronic device and display device
CN113889024B (en) Source driver and driving circuit thereof
CN112689366B (en) LED driving system and electronic equipment
US20130088170A1 (en) Driving circuit of light emitting diode and light source apparatus
US11210997B2 (en) Passive matrix LED display module and display with several passive matrix LED display modules
KR101935618B1 (en) Power supply circuit and display device using same
JP7101463B2 (en) Light emitting element drive device, semiconductor device, light emitting device and liquid crystal display device
CN116403514A (en) Driving circuit for light-emitting diode display screen and light-emitting diode display screen thereof
US11217152B1 (en) Source driver and driving circuit thereof
CN117198204A (en) Light emitting diode driver and display device using the same
US20240032171A1 (en) Current control for led pixel arrays
JP4753330B2 (en) Capacitive light emitting device driving apparatus
US10909932B2 (en) Display apparatus and method of driving display panel using the same
CN113327542B (en) Drive circuit and panel

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant