CN113866608A - Circuit mainboard reliability test method, storage medium and system - Google Patents
Circuit mainboard reliability test method, storage medium and system Download PDFInfo
- Publication number
- CN113866608A CN113866608A CN202111162557.1A CN202111162557A CN113866608A CN 113866608 A CN113866608 A CN 113866608A CN 202111162557 A CN202111162557 A CN 202111162557A CN 113866608 A CN113866608 A CN 113866608A
- Authority
- CN
- China
- Prior art keywords
- circuit
- tested
- switch
- control device
- main board
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010998 test method Methods 0.000 title abstract description 5
- 238000012360 testing method Methods 0.000 claims abstract description 48
- 238000000034 method Methods 0.000 claims abstract description 12
- 238000001816 cooling Methods 0.000 claims abstract description 8
- 238000004891 communication Methods 0.000 claims abstract description 7
- 238000004590 computer program Methods 0.000 claims description 9
- 238000010586 diagram Methods 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 238000012956 testing procedure Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2801—Testing of printed circuits, backplanes, motherboards, hybrid circuits or carriers for multichip packages [MCP]
- G01R31/281—Specific types of tests or tests for a specific type of fault, e.g. thermal mapping, shorts testing
- G01R31/2817—Environmental-, stress-, or burn-in tests
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Tests Of Electronic Circuits (AREA)
Abstract
The invention discloses a method, a storage medium and a system for testing the reliability of a circuit mainboard. The test method comprises the following steps: step A, enabling a circuit mainboard to be tested to be electrically connected with a control device through a switch; c, adjusting the temperature of the temperature control box to a test temperature; and E, starting timing by the control device, after the preset cooling time is counted, enabling the switch to be conducted by the control device to enable the circuit main board to be tested to be electrified and to be in communication connection with the control device, then automatically scanning the circuit main board, if the circuit main board X is scanned within the preset scanning time, recording the success of starting the circuit main board X, and otherwise, recording the failure of starting the circuit main board X. The test method can automatically perform the starting test on the circuit mainboard at the severe temperature, does not need to manually start the circuit mainboard after manual timing and record the starting result, and is more convenient.
Description
Technical Field
The invention relates to the technical field of circuit mainboard performance testing, in particular to a circuit mainboard reliability testing method, a storage medium and a system.
Background
After the circuit board serving as the host control core is produced, the circuit board needs to be tested in a severe environment, such as a low-temperature/high-temperature environment, and the circuit board which does not pass the test needs to be recycled. The existing test mode is as follows: the tester puts the circuit mainboard to be tested into the temperature control box and starts the circuit mainboard to be tested to see whether the circuit mainboard can be normally started at normal temperature, if the circuit mainboard can be normally started, the circuit mainboard to be tested is closed, then the temperature of the temperature control box is adjusted to the testing temperature, and the circuit mainboard to be tested is cooled in the temperature control box for two hours to ensure that the electronic devices in the circuit mainboard to be tested reach the testing temperature. In the process, a tester needs to manually time, and after the circuit board to be tested is cooled for two hours, the tester manually starts the circuit board to be tested and records the starting condition of the circuit board. This kind of mode needs the tester to attend to the cold time of putting to after reaching the cold time of putting, manually start the circuit mainboard that awaits measuring and the start-up condition of manual record mainboard, it is troublesome.
Disclosure of Invention
The invention aims to solve the technical problem of providing a circuit mainboard reliability test method, a computer readable storage medium storing a computer program for realizing the method when executed and a reliability test system comprising the computer readable storage medium.
In order to solve the above technical problem, the method for testing the reliability of the circuit main board of the present invention comprises the following steps:
step A, enabling a circuit mainboard to be tested to be electrically connected with a control device through a switch;
c, adjusting the temperature of the temperature control box to a test temperature;
and E, starting timing by the control device, after the preset cooling time is counted, enabling the switch to be conducted by the control device to enable the circuit main board to be tested to be electrified and to be in communication connection with the control device, then automatically scanning the circuit main board, if the circuit main board X is scanned within the preset scanning time, recording the success of starting the circuit main board X, and otherwise, recording the failure of starting the circuit main board X.
Alternatively to this, the first and second parts may,
b, the control device enables the switch to be conducted to enable the circuit main board to be tested to be electrified and started, and then the control device automatically scans the circuit main board;
the execution conditions of step C include: in the step B, the number of the scanned mainboards is equal to that of the circuit mainboards to be tested;
and D, turning off the switch to power off and shut down the circuit mainboard to be tested.
Optionally, in step E, the auto-scan circuit board specifically performs the following operations: and ping each IP address in the network segment where the circuit mainboard to be tested is located one by one.
Optionally, in step a, information of a network segment where the circuit board to be tested is located is input into the control device.
Optionally, the step E is repeatedly performed multiple times.
Optionally, the preset cooling time is 2 hours; and/or the preset scan duration is 5 minutes.
A computer readable storage medium having stored thereon an executable computer program, which when executed, may implement step E of the method for testing reliability of a circuit board as described above.
A circuit mainboard reliability test system comprises a temperature control box and a plurality of circuit mainboards to be tested, wherein the circuit mainboards to be tested are placed in the temperature control box to be tested and tested, the circuit mainboard to be tested comprises a switch for controlling the power on and off of the circuit mainboards to be tested and a control device electrically connected with the switch, the control device comprises a processor and a computer readable storage medium, and the computer readable storage medium is the computer readable storage medium.
Optionally, the switch is a switch.
The tester puts the circuit mainboard to be tested into the temperature control box, makes the circuit mainboard to be tested connect the switch, and makes the switch connection controlling means just can let controlling means automatic carry out the start-up test under the abominable temperature to the circuit mainboard to be tested. According to the invention, manual starting of the circuit mainboard and recording of the starting result after manual timing are not needed, the control device can automatically time, the switch is switched on after the preset cooling time is reached, so that the circuit mainboard to be tested is electrified, the circuit mainboard to be tested is automatically started at the severe temperature, then the circuit mainboard to be tested can be automatically scanned and judged to be successfully started and the circuit mainboard to be started is failed according to the information of the network segment where the circuit mainboard to be tested is located, the starting result is automatically recorded, and thus the automatic starting test of the circuit mainboard at the severe temperature is completed.
Drawings
FIG. 1 is a block diagram of a circuit board reliability testing system;
FIG. 2 is a main interface of a reliability test program for a circuit board;
FIG. 3 is a pop-up interface for a reliability test program of a circuit board.
Detailed Description
The invention is described in further detail below with reference to specific embodiments.
As shown in fig. 1, the system for testing the reliability of the circuit board includes a temperature control box, a switch as a switch, and a computer (i.e., a control device) electrically connected to the switch. The tester needs to test the reliability of five circuit mainboards, connects the power supply interfaces of the circuit mainboards to the electric brake, and then puts the circuit mainboards into the temperature control box. The computer readable storage medium of the computer stores an executable computer program, and the tester runs the computer program into the main interface of the reliability test program shown in fig. 2.
Because the computer has a plurality of serial ports, the switch can be connected with any serial port of the computer, and the computer program needs to know which serial port the switch is specifically connected with to communicate with the switch to control the switch to be switched on and off, so that a tester needs to click a 'setting' button at the upper left corner in the main interface of the reliability test program shown in fig. 2, select a 'communication interface setting' option, and pop up a popup interface shown in fig. 3. In the popup interface, a tester firstly selects a serial port connected with the electric brake in a selection filling frame of 'electric brake serial port selection', then selects an IP address of a network card of a local computer to be used in the test in the selection filling frame of 'local network card selection', then inputs an IP network segment where the network card of a circuit mainboard to be tested is located in a 'PING' input frame, and finally clicks a 'confirm' button below the popup interface, so that the setting is finished, the popup interface is closed, and the main interface of the reliability test program shown in the figure 2 is returned. Therefore, the computer program obtains the communication serial port information of the switch for controlling the on-off of the circuit mainboard to be tested, and can send a command to the switch to control the on-off of the switch.
Before starting the test, it is necessary to determine the connection condition of the switch and whether each circuit board to be tested can be normally started at normal temperature. If the circuit main board can not be started even at normal temperature, the starting test under the severe environment is not needed. Therefore, before starting the test, a tester needs to click a switch-on button in the main interface of the reliability test program shown in fig. 2 to trigger a switch-on instruction, and after receiving the switch-on instruction, the computer acquires the switch serial port information and switches on the switch according to the switch serial port information, so that the circuit mainboard to be tested is powered on and is in communication connection with the computer. The circuit mainboard to be tested can be automatically started after being electrified. The tester then clicks the "scan device" button in the reliability testing program main interface of FIG. 2 to trigger a scan command. Because the tester has input the IP network segment where the network card of the circuit mainboard to be tested is located before, the computer can obtain the IP network segment information where the circuit mainboard to be tested is located after receiving the scanning instruction, and then use the local network card to ping all IP addresses in the IP network segment one by one. Under the condition that the circuit mainboard to be tested is successfully started, the computer network card can ping the circuit mainboard to be tested, and if the five circuit mainboards to be tested are successfully started, the computer can ping the network card IP addresses of the five circuit mainboards to be tested, namely, the computer scans the five circuit mainboards to be tested. After ping is conducted, the computer records the IP addresses and the number of the circuit main boards to be tested of ping, and displays the number of the scanned circuit main boards to be tested in the interface. And the tester judges whether the number of the scanned circuit mainboards to be tested is consistent with the number of the circuit mainboards to be tested placed in the temperature control box. Five circuit mainboards to be tested are arranged in the temperature control box, and the computer scans five circuit mainboards, which means that all the circuit mainboards to be tested can be normally started at normal temperature, so that a tester can adjust the temperature of the temperature control box to be minus 15 ℃, then a 'start test' button in a main interface of a reliability test program in the figure 2 is clicked to trigger a test starting instruction, and after the computer receives the test starting instruction, a test code in the computer program can be automatically executed, so as to carry out reliability test, wherein the specific test flow is as follows:
the computer first turns off the switch to turn off the motherboard of the circuit to be tested. Although the temperature of the temperature control box is adjusted to be minus 15 ℃, the temperature of the electronic component inside the circuit main board to be tested in the temperature control box is not reduced to be minus 15 ℃, so the low-temperature start test can be carried out after the circuit main board to be tested is cooled for a period of time, for this reason, the computer starts the cooling timing after turning off the electric switch, and after the preset cooling time is 2 hours, the temperature of the electronic component inside the circuit main board to be tested is considered to be reduced to be minus 15 ℃, so the computer turns on the electric switch to electrify the circuit main board to be tested. After the circuit main boards to be tested are powered on, whether the circuit main boards are successfully started or not needs to be confirmed, specifically, during previous scanning, the computer records the IP addresses capable of ping communication, namely the IP addresses of the network cards of all the circuit main boards to be tested are recorded, and after the electric brake is powered on, the computer starts scanning, namely, the network cards of the computer ping the recorded IP addresses one by one. If the switch is powered on for 2 minutes, three circuit main boards are started, the computer can ping network card IP addresses of the three circuit main boards at the moment, so that the three circuit main boards are recorded as being successfully started, and the other two circuit main boards are not started and cannot ping. Because the scanning time does not reach the preset scanning time for five minutes, the computer continues to ping the network card IP addresses of the two remaining circuit main boards. When the switch is electrified for 4 minutes, a circuit mainboard is started successfully, and at the moment, the computer can ping the network card IP address of the circuit mainboard, so that the circuit mainboard is recorded as being started successfully. And because the scanning time does not reach the preset scanning time for five minutes, the computer continues to ping the IP address of the rest circuit mainboard. If the circuit mainboard is not started after the switch is powered on for 5 minutes, the computer cannot ping the network card IP address of the circuit mainboard, and the scanning time reaches the preset scanning time, the computer considers that the circuit mainboard is failed to start, the network card IP address of the circuit mainboard is not ping any more, and the scanning is finished. So far, the first round of test is ended, and in this round of test, there are four circuit main boards and can start successfully under low temperature environment, and a circuit main board starts failure, means that there are four circuit main boards reliability relatively better, and another circuit main board reliability is relatively poor. However, the accurate reliability result can be obtained only by performing multiple testing cycles, so that the computer repeatedly executes the testing procedures to perform multiple testing cycles, and finally collects the multiple testing cycles to obtain the reliability testing results of the five circuit mainboards. The tester can know the starting condition of each circuit mainboard in the low-temperature environment by checking the collected reliability test result in the computer, and then the circuit mainboard with unqualified test result is recycled.
The above description is only the embodiments of the present invention, and the scope of protection is not limited thereto. The insubstantial changes or substitutions will now be made by those skilled in the art based on the teachings of the present invention, which fall within the scope of the claims.
Claims (9)
1. A method for testing the reliability of a circuit mainboard is characterized by comprising the following steps:
step A, enabling a circuit mainboard to be tested to be electrically connected with a control device through a switch;
c, adjusting the temperature of the temperature control box to a test temperature;
and E, starting timing by the control device, after the preset cooling time is counted, enabling the switch to be conducted by the control device to enable the circuit main board to be tested to be electrified and to be in communication connection with the control device, then automatically scanning the circuit main board, if the circuit main board X is scanned within the preset scanning time, recording the success of starting the circuit main board X, and otherwise, recording the failure of starting the circuit main board X.
2. The method for testing the reliability of a circuit board according to claim 1, wherein:
b, the control device enables the switch to be conducted to enable the circuit main board to be tested to be electrified and started, and then the control device automatically scans the circuit main board;
the execution conditions of step C include: in the step B, the number of the scanned mainboards is equal to that of the circuit mainboards to be tested;
and D, turning off the switch to power off and shut down the circuit mainboard to be tested.
3. The method according to claim 1, wherein in step E, the auto-scan circuit board performs the following operations: and ping each IP address in the network segment where the circuit mainboard to be tested is located one by one.
4. A method for testing the reliability of a circuit board according to claim 3, wherein: and in the step A, the network segment information of the circuit mainboard to be tested is input into the control device.
5. The method for testing the reliability of a circuit board according to claim 1, wherein: said step E is repeated a plurality of times.
6. A method for testing the reliability of a circuit board according to any one of claims 1 to 5, wherein: the preset cooling time is 2 hours; and/or the preset scan duration is 5 minutes.
7. A computer-readable storage medium having stored thereon an executable computer program, characterized by: the computer program when executed may implement step E in the method for testing reliability of a circuit board according to any one of claims 1 to 6.
8. The utility model provides a circuit mainboard reliability test system, includes temperature control box and a plurality of circuit mainboard that awaits measuring, awaits measuring the circuit mainboard and place the test of accepting in the temperature control box, characterized by: comprising a switch for controlling the power-on and power-off of a main board of a circuit to be tested and a control device electrically connected to the switch, the control device comprising a processor and a computer-readable storage medium, the computer-readable storage medium being the computer-readable storage medium of claim 7.
9. A circuit board reliability testing system according to claim 8, wherein: the switch is a switch.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202111162557.1A CN113866608A (en) | 2021-09-30 | 2021-09-30 | Circuit mainboard reliability test method, storage medium and system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202111162557.1A CN113866608A (en) | 2021-09-30 | 2021-09-30 | Circuit mainboard reliability test method, storage medium and system |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN113866608A true CN113866608A (en) | 2021-12-31 |
Family
ID=79001352
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202111162557.1A Pending CN113866608A (en) | 2021-09-30 | 2021-09-30 | Circuit mainboard reliability test method, storage medium and system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN113866608A (en) |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108075933A (en) * | 2016-11-11 | 2018-05-25 | 北京金山云网络技术有限公司 | A kind of network interworking test method and device |
| CN109450741A (en) * | 2018-12-20 | 2019-03-08 | 深圳市吉祥腾达科技有限公司 | A kind of test macro and test method of wireless network card Wi-Fi connection reliability |
| CN208902120U (en) * | 2018-07-27 | 2019-05-24 | 佰电科技(苏州)有限公司 | A kind of Bluetooth function testing station for pedometer circuit main board |
| CN109861722A (en) * | 2019-03-21 | 2019-06-07 | 深圳市吉祥腾达科技有限公司 | A kind of Homeplug automatic network-building method for testing reliability and its test macro |
| CN112151106A (en) * | 2020-09-09 | 2020-12-29 | 深圳佰维存储科技股份有限公司 | SSD aging test method and device, storage medium and electronic equipment |
-
2021
- 2021-09-30 CN CN202111162557.1A patent/CN113866608A/en active Pending
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108075933A (en) * | 2016-11-11 | 2018-05-25 | 北京金山云网络技术有限公司 | A kind of network interworking test method and device |
| CN208902120U (en) * | 2018-07-27 | 2019-05-24 | 佰电科技(苏州)有限公司 | A kind of Bluetooth function testing station for pedometer circuit main board |
| CN109450741A (en) * | 2018-12-20 | 2019-03-08 | 深圳市吉祥腾达科技有限公司 | A kind of test macro and test method of wireless network card Wi-Fi connection reliability |
| CN109861722A (en) * | 2019-03-21 | 2019-06-07 | 深圳市吉祥腾达科技有限公司 | A kind of Homeplug automatic network-building method for testing reliability and its test macro |
| CN112151106A (en) * | 2020-09-09 | 2020-12-29 | 深圳佰维存储科技股份有限公司 | SSD aging test method and device, storage medium and electronic equipment |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN110716126A (en) | Chip aging test system, method and device | |
| CN107632219B (en) | Automatic startup and shutdown test system and test method thereof | |
| CN102087625A (en) | Boot test system and test method | |
| CN112014788B (en) | Load identification module detection method based on wave recording file playback | |
| CN111081309B (en) | Solid state disk test system | |
| CN115083510B (en) | Solid state disk testing method and device, storage medium, power supply and electronic equipment | |
| CN102810076A (en) | Storage medium switching control system and method | |
| CN116580657A (en) | Fault detection method, device, equipment and computer readable storage medium | |
| CN110459260B (en) | Automatic test switching device, method and system | |
| CN112015609A (en) | Hot plug test method, device and equipment | |
| CN112098882A (en) | Automatic power supply testing system and method | |
| CN113590401B (en) | CPE equipment multifunctional test method, CPE equipment multifunctional test device, computer equipment and storage medium | |
| CN113866608A (en) | Circuit mainboard reliability test method, storage medium and system | |
| CN107592525B (en) | Set top box WIFI function detection and number burning method and device | |
| CN114584498A (en) | Method, device, equipment, system and product for testing power on and power off of gateway equipment | |
| CN102654845A (en) | Power supply testing system and method | |
| CN113590397A (en) | Storage product open type integrated test platform with complete machine power-down function | |
| US20070113124A1 (en) | Method of testing integrated circuit and apparatus therefor | |
| CN114637669A (en) | Device management method, device and storage medium | |
| CN115080328A (en) | Board card testing method and system | |
| CN114019357A (en) | Management method of test pin of logic processing module and related assembly | |
| CN114138312A (en) | Upgrade test method, device, electronic equipment and computer readable storage medium | |
| CN219936682U (en) | SSD forced power down test equipment | |
| CN109240864A (en) | A kind of AEP memory DC test method and device | |
| TWI837821B (en) | Automatic testing method for booting |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |