CN113704157B - System for controlling multipath reset signals with different levels based on bus - Google Patents
System for controlling multipath reset signals with different levels based on bus Download PDFInfo
- Publication number
- CN113704157B CN113704157B CN202110892099.0A CN202110892099A CN113704157B CN 113704157 B CN113704157 B CN 113704157B CN 202110892099 A CN202110892099 A CN 202110892099A CN 113704157 B CN113704157 B CN 113704157B
- Authority
- CN
- China
- Prior art keywords
- reset signal
- unit
- control unit
- expansion unit
- expansion
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000006243 chemical reaction Methods 0.000 claims description 22
- 239000003990 capacitor Substances 0.000 claims description 11
- 238000010586 diagram Methods 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 230000003993 interaction Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4004—Coupling between buses
- G06F13/4022—Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/24—Resetting means
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Mathematical Physics (AREA)
- Computer Hardware Design (AREA)
- Logic Circuits (AREA)
Abstract
The invention provides a system for controlling multiple paths of reset signals with different levels based on a bus, which comprises a control unit and at least one expansion unit, wherein the control unit is used for controlling the multiple paths of reset signals with different levels; the expansion unit is provided with a plurality of reset signal output interfaces; the control unit is connected with the expansion unit through a bus and is used for controlling the expansion unit to output a reset signal; the expansion unit is connected with an external system through the reset signal output interface and is used for outputting the reset signal to the external system through the reset signal output interface under the control of the control unit so as to reset the external system according to the reset signal. The control unit is connected with the plurality of expansion units by adopting the bus, so that the output of multiple paths of different reset signals can be realized without occupying a plurality of IO interfaces of the control unit.
Description
Technical Field
The invention relates to the field of port expansion, in particular to a system for controlling multipath reset signals with different levels based on a bus.
Background
Along with the gradual increase of the system integration level, the number of external chips to be controlled in the system is increased continuously, so that the number of external chips to be controlled is increased continuously, in the prior art, the reset of other external chips is generally realized by outputting high and low levels at corresponding pins through the I/O function of the main processing chip, and along with the continuous increase of the number of external chips to be controlled, the number of I/O ports of the main processing chip is seriously insufficient.
At present, in order to realize the expansion of the I/O port of the main processing chip, the expansion is usually realized by adding complex peripheral circuits in a plurality of expansion circuits, so that the production cost is increased, the space occupied by PCB lines is larger, the circuit design is complex, and the miniaturization of products is not facilitated. There may be some prior art that uses a decoder to implement the extension of the reset circuit, for example, uses a 38 decoder to implement 3 GPIO ports to drive 8-way reset signal output, but uses a decoder to implement the extension of the reset circuit, which occupies 3 GPIO ports of the main processing chip, and has a limited number of extensions, which can only be extended by 8 bits.
Disclosure of Invention
The invention aims to overcome at least one defect of the prior art, and provides a system for controlling multiple paths of reset signals with different levels based on a bus, so as to realize expansion of the multiple paths of reset signals with different levels.
The scheme adopted by the invention is as follows:
the system for controlling multiple paths of reset signals with different levels based on a bus comprises a control unit and at least one expansion unit;
the expansion unit is provided with a plurality of reset signal output interfaces;
the control unit is connected with the expansion unit through a bus and is used for controlling the expansion unit to output a reset signal;
the expansion unit is connected with an external system through the reset signal output interface and is used for outputting the reset signal to the external system through the reset signal output interface under the control of the control unit so as to reset the external system according to the reset signal.
The control unit can control the expansion unit through the bus by adopting the connection of the control unit and the expansion unit, so that the number of ports of the control unit occupied by the connection of the expansion unit and the control unit can be reduced; the control unit is connected with the expansion unit provided with a plurality of reset signal output interfaces through a bus, and can simultaneously control the output of multiple paths of different reset signals, so that the expansion of the reset signals is realized.
Further, the expansion unit is provided with a register and a plurality of IO interfaces, the working states of the IO interfaces comprise an input state and an output state, and the register is connected with the control unit;
the control unit is further configured to write the configuration information into the register, where the configuration information is used to set a working state of an IO interface to be configured as the reset signal output interface to an output state;
the expansion unit is further configured to configure the working state of the IO interface according to the configuration information.
The expansion unit sets the working state of the IO interface to be configured as a reset signal output interface as an output state according to the configuration information written into the register by the control unit, so that the subsequent control unit can control the expansion unit to output reset signals through the reset signal output interface, and the output of multiple paths of different reset signals is realized.
Further, the expansion unit is provided with a register, and the register is connected with the control unit;
the control unit is used for controlling the expansion unit to output a reset signal specifically as follows:
the control unit is used for writing control information into the register;
the expansion unit is used for outputting the reset signal to an external system through the reset signal output interface under the control of the control unit, and specifically comprises the following components:
the expansion unit is used for outputting a reset signal to an external system through a reset signal output interface according to the control information.
The control unit writes control information into the register of the extension unit through the bus, so that the extension unit can output reset signals to an external system through the reset signal output interface according to the control information written by the control unit, and the output of multiple paths of different reset signals is realized.
Further, the control unit is configured to write control information into the register, specifically:
the control unit is used for writing 0 or 1 into the register;
the expansion unit is used for outputting a reset signal to an external system through the reset signal output interface according to the control information, and specifically comprises the following steps:
the expansion unit is used for controlling the reset signal output interface to output a low-level reset signal or a high-level reset signal according to whether the register is written into the expansion unit is 0 or 1.
The control unit writes 0 or 1 into the register through the bus, and the extension unit controls the reset signal output interface to output a low-level reset signal or a high-level reset signal according to the 0 or 1 written into the register, so that the extension unit is suitable for an external system which resets after receiving the low-level reset signal, can also be suitable for an external system which resets after receiving the high-level reset signal, and improves the universality of different external systems.
Further, the expansion unit is further provided with an address configuration interface, and the address configuration interface is used for setting address information of the expansion unit, and different expansion units correspond to different address information;
the control unit is used for controlling the expansion unit to output a reset signal specifically as follows:
the control unit is used for controlling the corresponding expansion unit according to the address information so as to enable the corresponding expansion unit to output a reset signal.
The control unit finds the corresponding expansion unit to be controlled according to the address of the expansion unit, the control unit can write the control information into the register of the corresponding expansion unit according to the corresponding address information, and the expansion unit can control the reset signal output interface to output the reset signal according to the control information written by the control unit.
Further, the system also comprises a plurality of level conversion units, wherein the input end of one level conversion unit is correspondingly connected with one reset signal output interface, and the output end of the level conversion unit is connected with the external system;
the level conversion unit is used for converting the reset signal into a voltage signal.
The reset signal output interface is connected with an external system through the level conversion unit, and the level conversion unit converts the reset signal into a voltage signal, so that the extension unit can be connected with a plurality of external systems which need different voltage levels to realize reset.
Further, the level conversion unit comprises a power supply, an N-channel MOS tube, a capacitor and a first resistor;
the drain electrode of the N-channel MOS tube is connected with the reset signal output interface, the grid electrode of the N-channel MOS tube is connected with the power supply, the source electrode of the N-channel MOS tube is respectively connected with the external system, one end of the first resistor and one end of the capacitor, the other end of the first resistor is connected with the power supply, and the other end of the capacitor is connected with the ground.
The power supply, the N channel MOS tube, the capacitor and the first resistor form a level conversion unit, so that the purpose of converting a reset signal into a voltage signal required by an external system is realized, the circuit structure is simple, and the cost is reduced; in addition, the voltage of the power supply can be set according to different external systems, and the application range is wide.
Further, the level conversion unit further comprises a second resistor, and the drain electrode of the N-channel MOS tube is connected with the reset signal output interface through the second resistor.
Further, the level conversion unit further comprises a third resistor, and the source electrode of the N-channel MOS tube is connected with the external system through the third resistor.
Further, the control unit is connected with the expansion unit through an I2C bus.
The I2C is adopted to realize the connection of the control unit and the extension units, the I2C can realize the control of a plurality of extension units only by occupying two ports of the control unit, and the output of a plurality of paths of reset signals can be controlled.
Compared with the prior art, the invention has the beneficial effects that: the invention adopts the bus to realize the connection of the control unit and the expansion unit, the control unit can realize the control of the expansion unit through the bus, and the number of ports of the control unit occupied by the connection of the expansion unit and the control unit can be reduced; the control unit is connected with the expansion unit provided with a plurality of reset signal output interfaces through the bus, so that the control unit can simultaneously control the output of multiple paths of different reset signals through the bus, and the expansion of the reset signals is realized.
Drawings
FIG. 1 is a block diagram of a system according to an embodiment;
fig. 2 is a circuit diagram of a level shift unit according to an embodiment.
Detailed Description
The drawings are for illustrative purposes only and are not to be construed as limiting the invention. For better illustration of the following embodiments, some parts of the drawings may be omitted, enlarged or reduced, and do not represent the actual product dimensions; it will be appreciated by those skilled in the art that certain well-known structures in the drawings and descriptions thereof may be omitted.
Furthermore, the terms "first," "second," and the like, are used for descriptive purposes only and are not to be construed as indicating or implying a relative importance or implicitly indicating the number of technical features indicated. Thus, a feature defining "a first" or "a second" may explicitly or implicitly include one or more such feature. In the description of the present invention, the meaning of "a plurality" is two or more, unless explicitly defined otherwise.
In the present invention, unless explicitly specified and limited otherwise, terms such as "mounted," "connected," "secured," and the like are to be construed broadly and include, for example, either permanently connected, removably connected, or integrally formed therewith; can be mechanically or electrically connected; can be directly connected or indirectly connected through an intermediate medium, and can be communicated with the inside of two elements or the interaction relationship of the two elements. The specific meaning of the above terms in the present invention can be understood by those of ordinary skill in the art according to the specific circumstances.
As shown in fig. 1, in one embodiment, a system for controlling multiple different level reset signals based on a bus is provided, which includes a control unit and at least one expansion unit;
the expansion unit is provided with a plurality of reset signal output interfaces;
the control unit is connected with the expansion unit through a bus and is used for controlling the expansion unit to output a reset signal;
the expansion unit is connected with an external system through the reset signal output interface and is used for outputting the reset signal to the external system through the reset signal output interface under the control of the control unit so as to reset the external system according to the reset signal.
In one embodiment, the control unit is connected to the expansion unit via an I2C bus.
Specifically, the control unit may be connected to the expansion unit through an I2C bus, or may be connected to the expansion unit through an SMBUS; the control unit is connected with the expansion units through the bus, and the types of the m expansion units can be identical or not identical, wherein m is the number of the expansion units, and the number of the expansion units can be set according to an external system to be connected, and the expansion units are not limited; the expansion units can be IO expansion chips with the model of PCA9555 or IO expansion chips with the model of TCA9539, each expansion unit is provided with n reset signal output interfaces, the number of the reset signal output interfaces of different expansion units can be different or the same, wherein n is the number of the reset signal output interfaces; the control chip can be MCU/CPU/FPGA, etc.; preferably, the control unit is connected with the expansion unit through an I2C bus, the expansion unit adopts an IO expansion chip with the model of PCA9555, an SDA interface of the control unit is connected with an SDA interface of the expansion unit through the I2C bus, and an SCL interface of the control unit is connected with an SCL interface of the expansion unit through the I2C bus; the power port of the expansion unit is also connected with a direct current power supply of 5V so as to ensure that the expansion unit works normally.
The control unit can control the expansion unit through the bus by adopting the connection of the control unit and the expansion unit, so that the number of ports of the control unit occupied by the connection of the expansion chip and the control unit can be reduced; the control unit is connected with the expansion unit provided with a plurality of reset signal output interfaces through a bus, and can control the output of multiple paths of different reset signals, so that the expansion of the reset signals is realized.
In one embodiment, the expansion unit is provided with a register and a plurality of IO interfaces, the working states of the IO interfaces comprise an input state and an output state, and the register is connected with the control unit;
the control unit is further configured to write the configuration information into the register, where the configuration information is used to set a working state of an IO interface to be configured as the reset signal output interface to an output state;
the expansion unit is further configured to configure the working state of the IO interface according to the configuration information.
In one embodiment, the expansion unit is further provided with an address configuration interface, and the address configuration interface is used for setting address information of the expansion unit, and different expansion units correspond to different address information;
the control unit is used for controlling the expansion unit to output a reset signal specifically as follows:
the control unit is used for controlling the corresponding expansion unit according to the address information so as to enable the corresponding expansion unit to output a reset signal.
Specifically, the address configuration interfaces of the expansion units are connected with a 5V direct current power supply through external pull-up resistors or pull-down resistors, three address configuration interfaces of the expansion units are arranged, address information of the expansion units is set through the pull-up resistors or the pull-down resistors connected with each address configuration interface, and different expansion units correspond to different address information; after the address configuration interface sets the address information of the expansion unit, the address information is transmitted to a register for storage; the control unit reads address information and configuration information stored in a register through a bus, and then sets the working state of the IO interface of the expansion unit corresponding to the address information as an output state of a reset signal output interface according to the address information and the configuration information.
The control unit writes configuration information into a register of the extension unit, and the extension unit sets the working state of the IO interface to be configured as a reset signal output interface to be an output state according to the configuration information, so that the subsequent control unit controls the extension unit to output reset signals through the reset signal output interface, and the output of multiple paths of different reset signals is realized; the control unit controls the corresponding extension unit according to the address of the extension unit, the control unit can write control information into a register of the corresponding extension unit according to the corresponding address information, and the extension unit can output reset signals through a reset signal output interface according to the control information written by the control unit, so that the output of multiple paths of different reset signals is realized.
In one embodiment, the expansion unit is provided with a register, which is connected to the control unit;
the control unit is used for controlling the expansion unit to output a reset signal specifically as follows:
the control unit is used for writing control information into the register;
the expansion unit is used for outputting the reset signal to an external system through the reset signal output interface under the control of the control unit, and specifically comprises the following components:
the expansion unit is used for outputting a reset signal to an external system through the reset signal output interface according to the control information.
The control unit writes control information into the register of the extension unit through the bus, so that the extension unit can output reset signals through the reset signal output interface according to the control information written by the control unit, and the output of multiple paths of different reset signals is realized.
In one embodiment, the control unit is configured to write control information to the register, specifically:
the control unit is used for writing 0 or 1 into the register;
the expansion unit is used for outputting a reset signal to an external system through the reset signal output interface according to the control information, and specifically comprises the following steps:
the expansion unit is used for outputting a low-level reset signal or a high-level reset signal through the reset signal output interface according to whether the register is written into the expansion unit is 0 or 1.
Specifically, the control unit reads address information stored in a register of the expansion unit through the bus, writes control information corresponding to a reset signal required by an external system into the register according to the read address information, and when the reset signal required by the external system is a low-level reset signal, the control unit writes 0 into the register, and the expansion unit controls a corresponding reset signal output interface to output the low-level reset signal according to the 0 written into the register; when the reset signal required by the external system is a high-level reset signal, the control unit writes 1 into the register, and the expansion unit controls the corresponding reset signal output interface to output the high-level reset signal according to the 1 written into the register; it will be appreciated that "high" and "low" are relative terms describing the magnitude of the signal, e.g., the low level reset signal may be a voltage signal having a magnitude of 0V, the high level reset signal may be a voltage signal having a magnitude of 5V, the low level reset signal may be 0V versus 5V, and the high level reset signal may be 5V versus 0V.
The control unit writes 0 or 1 into the register through the bus, and the extension unit can control the reset signal output interface to output a low-level reset signal or a high-level reset signal according to the 0 or 1 written into the register, so that the extension unit is suitable for an external system which resets after receiving the low-level reset signal, can also be suitable for an external system which resets after receiving the high-level reset signal, and improves the universality of different external systems.
In one embodiment, the system further comprises a plurality of level conversion units, wherein the input end of one level conversion unit is correspondingly connected with one reset signal output interface, and the output end of the level conversion unit is connected with the external system;
the level conversion unit is used for converting the reset signal into a voltage signal.
The reset signal output interface is connected with an external system through the level conversion unit, and the level conversion unit converts the reset signal into a voltage signal, so that the extension unit can be connected with a plurality of external systems which need different voltages to realize reset, and the output of a plurality of paths of reset signals with different levels is realized.
As shown in fig. 2, in one embodiment, the level shift unit includes a power supply, an N-channel MOS transistor, a capacitor C1, and a first resistor;
the drain electrode of the N-channel MOS tube is connected with the reset signal output interface, the grid electrode of the N-channel MOS tube is connected with the power supply, the source electrode of the N-channel MOS tube is respectively connected with the external system, one end of the first resistor and one end of the capacitor, the other end of the first resistor is connected with the power supply, and the other end of the capacitor is connected with the ground.
The power supply, the N channel MOS tube, the capacitor and the first resistor form a level conversion unit, so that the purpose of converting a reset signal into a voltage signal required by an external system is realized, the circuit structure is simple, and the cost is reduced; in addition, the voltage of the power supply can be set according to different external systems, and the application range is wide.
Specifically, the voltage value range of the power supply VDDn is 0.8V-5V, which can be specifically set according to the voltage signal required by the external system, and can be generally set to be common voltage values of 1V,1.2V,1.5V,1.8V,2.5V,3.3V,5V, and the like; when the reset signal is a high-level reset signal, as the power supply VDDn of the source is smaller than or equal to 5V, the diode between the drain and the source of the N-channel MOS tube is not conducted, and the voltage signal at one end of the N-channel MOS tube connected with an external system is pulled up to the voltage VDDn by the first resistor, so that the level conversion unit outputs a voltage signal with the voltage value equal to that of the power supply VDDn to the external system; when the reset signal is a low-level reset signal, the voltage of the source electrode is higher than 0.8V, the source electrode of the N-channel MOS tube is positively conducted to the drain electrode through the diode, and the voltage signal of one end, connected with an external system, of the N-channel MOS tube is pulled down to the low-level reset signal, namely 0V, by the drain electrode.
In one embodiment, the level conversion unit further includes a second resistor, and the drain electrode of the N-channel MOS transistor is connected to the reset signal output interface through the second resistor.
In one embodiment, the level conversion unit further includes a third resistor, and the source electrode of the N-channel MOS transistor is connected to the external system through the third resistor.
Specifically, the working process and principle of the system based on the bus control multi-channel reset signals with different levels according to the embodiment are as follows: the control unit is connected with a plurality of expansion units through an I2C bus, the expansion units are provided with registers, address configuration interfaces and a plurality of IO interfaces, wherein the number of the address configuration interfaces is three, each address configuration interface is connected with an external pull-up resistor or pull-down resistor, so that the control unit is connected with 8 expansion units through the I2C bus, the address information range of the 8 expansion units is 000-111, the address information is stored in the registers, the number of the IO interfaces of the expansion units can be 16 or 8, and the number of the IO interfaces is determined according to the adopted expansion chips; taking an extension unit with 8 IO interfaces as an example, wherein the interface number of the 8 IO interfaces is P00-P07, each IO interface is connected with an external system, when the external system needs to be reset, the control unit reads address information stored in a register through an I2C bus, configures the corresponding IO interface into an output state according to the address information, so that the corresponding IO interface is a reset signal output interface, writes 0 or 1 into the register through the I2C interface according to the read address information and a reset signal required by the external system, thereby the extension unit controls the corresponding reset signal output interface to output a low-level reset signal or a high-level reset signal, when the reset signal output interface outputs the low-level reset signal, the voltage of the source electrode of an N-channel MOS tube is higher than 0.8V, the source electrode of the N-channel MOS tube is positively conducted to a drain electrode through a diode, and the voltage signal of one end of the N-channel MOS tube connected with the external system is pulled down to the low-level reset signal, namely 0V; when the reset signal output interface outputs a high-level reset signal, the voltage VDDn of the source electrode is smaller than or equal to 5V, a diode between the drain electrode and the source electrode of the N-channel MOS tube is not conducted, and a voltage signal at one end, connected with an external system, of the N-channel MOS tube is pulled up to the voltage VDDn by the first resistor, so that the level conversion unit outputs a voltage signal with the voltage value equal to the voltage VDDn to the external system; the control unit is connected with the plurality of expansion units through the I2C bus, so that the output of multiple paths of different reset signals can be realized without occupying a plurality of IO interfaces of the control unit.
It should be understood that the foregoing examples of the present invention are merely illustrative of the present invention and are not intended to limit the present invention to the specific embodiments thereof. Any modification, equivalent replacement, improvement, etc. that comes within the spirit and principle of the claims of the present invention should be included in the protection scope of the claims of the present invention.
Claims (9)
1. A system for controlling multiple paths of reset signals with different levels based on a bus is characterized by comprising a control unit and at least one expansion unit;
the expansion unit is provided with a plurality of reset signal output interfaces;
the control unit is connected with the expansion unit through a bus and is used for controlling the expansion unit to output a reset signal;
the expansion unit is connected with an external system through the reset signal output interface and is used for outputting the reset signal to the external system through the reset signal output interface under the control of the control unit so as to reset the external system according to the reset signal;
the expansion unit is provided with a register and a plurality of IO interfaces, the working states of the IO interfaces comprise an input state and an output state, and the register is connected with the control unit;
the control unit is further configured to write configuration information into the register, where the configuration information is used to set a working state of an IO interface to be configured as the reset signal output interface to an output state;
the expansion unit is further configured to configure the working state of the IO interface according to the configuration information.
2. The system for controlling a plurality of different level reset signals based on a bus according to claim 1, wherein said expansion unit is provided with a register, said register being connected to said control unit;
the control unit is used for controlling the expansion unit to output a reset signal, and specifically comprises the following steps:
the control unit is used for writing control information into the register;
the expansion unit is used for outputting the reset signal to an external system through the reset signal output interface under the control of the control unit, and specifically comprises the following components:
the expansion unit is used for outputting a reset signal to an external system through the reset signal output interface according to the control information.
3. The system for controlling multiple reset signals with different levels based on a bus according to claim 2, wherein the control unit is configured to write control information into the register, specifically:
the control unit is used for writing 0 or 1 into the register;
the expansion unit is used for outputting a reset signal to an external system through the reset signal output interface according to the control information, and specifically comprises the following steps:
the expansion unit is used for outputting a low-level reset signal or a high-level reset signal through the reset signal output interface according to whether the register is written into the expansion unit is 0 or 1.
4. The system for controlling multiple paths of reset signals with different levels based on a bus according to claim 1, wherein said expansion unit is further provided with an address configuration interface, said address configuration interface is used for setting address information of said expansion unit, and different expansion units correspond to different address information;
the control unit is used for controlling the expansion unit to output a reset signal, and specifically comprises the following steps:
the control unit is used for controlling the corresponding expansion unit according to the address information so as to enable the corresponding expansion unit to output a reset signal.
5. The system for controlling multiple different level reset signals based on a bus according to any one of claims 1-4, further comprising a plurality of level shift units, wherein an input end of one of the level shift units is correspondingly connected to one of the reset signal output interfaces, and an output end of the level shift unit is connected to the external system;
the level conversion unit is used for converting the reset signal into a voltage signal.
6. The system for controlling multiple reset signals with different levels based on a bus according to claim 5, wherein the level shift unit comprises a power supply, an N-channel MOS transistor, a capacitor and a first resistor;
the drain electrode of the N-channel MOS tube is connected with the reset signal output interface, the grid electrode of the N-channel MOS tube is connected with the power supply, the source electrode of the N-channel MOS tube is respectively connected with the external system, one end of the first resistor and one end of the capacitor, the other end of the first resistor is connected with the power supply, and the other end of the capacitor is connected with the ground.
7. The system for controlling multiple reset signals with different levels based on a bus according to claim 6, wherein the level shift unit further comprises a second resistor, and the drain electrode of the N-channel MOS transistor is connected with the reset signal output interface through the second resistor.
8. The system for controlling multiple reset signals with different levels based on a bus according to claim 6, wherein the level shift unit further comprises a third resistor, and the source electrode of the N-channel MOS transistor is connected with the external system through the third resistor.
9. A system for controlling multiple reset signals with different levels based on a bus according to any of claims 1-4, 6-8, wherein said control unit is connected to said expansion unit via an I2C bus.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110892099.0A CN113704157B (en) | 2021-08-04 | 2021-08-04 | System for controlling multipath reset signals with different levels based on bus |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110892099.0A CN113704157B (en) | 2021-08-04 | 2021-08-04 | System for controlling multipath reset signals with different levels based on bus |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN113704157A CN113704157A (en) | 2021-11-26 |
| CN113704157B true CN113704157B (en) | 2024-04-02 |
Family
ID=78651522
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202110892099.0A Active CN113704157B (en) | 2021-08-04 | 2021-08-04 | System for controlling multipath reset signals with different levels based on bus |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN113704157B (en) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN114326370B (en) * | 2021-12-31 | 2024-04-30 | 节卡机器人股份有限公司 | Extended output circuit system and control method |
| CN114564428B (en) * | 2022-01-19 | 2023-07-21 | 中国电子科技集团公司第十研究所 | I/O port expansion system of airborne electronic equipment |
| CN117478114B (en) * | 2023-12-28 | 2024-03-08 | 深圳市森威尔科技开发股份有限公司 | Reset circuit, and multi-path reset circuit and device with single IO port independently controlled |
Citations (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5742841A (en) * | 1993-12-08 | 1998-04-21 | Packard Bell Nec | Alternate I/O port access to standard register set |
| US5752063A (en) * | 1993-12-08 | 1998-05-12 | Packard Bell Nec | Write inhibited registers |
| CN102957415A (en) * | 2011-08-29 | 2013-03-06 | 中兴通讯股份有限公司 | Level converting method and level converting system |
| JP2015018408A (en) * | 2013-07-11 | 2015-01-29 | コニカミノルタ株式会社 | Input/output control circuit and synchronization control method in input/output control circuit |
| CN205486087U (en) * | 2016-03-29 | 2016-08-17 | 安徽工程大学 | PCI bus interface card based on PCI9052 |
| CN107544300A (en) * | 2017-08-21 | 2018-01-05 | 珠海格力电器股份有限公司 | A kind of interface processing device and its control method |
| CN107659301A (en) * | 2016-07-25 | 2018-02-02 | 国基电子（上海）有限公司 | Level shifting circuit and interface communication systems |
| CN207625572U (en) * | 2017-11-20 | 2018-07-17 | 北京时代民芯科技有限公司 | One kind being used for Ethernet pattern configurations time-sharing multiplex interface circuit |
| CN108923779A (en) * | 2018-07-09 | 2018-11-30 | 威创集团股份有限公司 | Signal multiplexing circuit and method |
| CN109407807A (en) * | 2018-09-29 | 2019-03-01 | 上海东软载波微电子有限公司 | A kind of chip reset circuit, repositioning method and MCU chip |
| CN109491946A (en) * | 2018-11-12 | 2019-03-19 | 郑州云海信息技术有限公司 | A kind of chip and method for I2C bus extension |
| CN110781119A (en) * | 2019-10-22 | 2020-02-11 | 广东高云半导体科技股份有限公司 | I2C bus expansion interface, control method thereof and system on chip |
| CN112051758A (en) * | 2019-06-06 | 2020-12-08 | 广东省大金创新电子有限公司 | IO extension chip |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US10459509B2 (en) * | 2017-04-10 | 2019-10-29 | Intel Corporation | Dual path sequential element to reduce toggles in data path |
-
2021
- 2021-08-04 CN CN202110892099.0A patent/CN113704157B/en active Active
Patent Citations (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5742841A (en) * | 1993-12-08 | 1998-04-21 | Packard Bell Nec | Alternate I/O port access to standard register set |
| US5752063A (en) * | 1993-12-08 | 1998-05-12 | Packard Bell Nec | Write inhibited registers |
| CN102957415A (en) * | 2011-08-29 | 2013-03-06 | 中兴通讯股份有限公司 | Level converting method and level converting system |
| JP2015018408A (en) * | 2013-07-11 | 2015-01-29 | コニカミノルタ株式会社 | Input/output control circuit and synchronization control method in input/output control circuit |
| CN205486087U (en) * | 2016-03-29 | 2016-08-17 | 安徽工程大学 | PCI bus interface card based on PCI9052 |
| CN107659301A (en) * | 2016-07-25 | 2018-02-02 | 国基电子（上海）有限公司 | Level shifting circuit and interface communication systems |
| CN107544300A (en) * | 2017-08-21 | 2018-01-05 | 珠海格力电器股份有限公司 | A kind of interface processing device and its control method |
| CN207625572U (en) * | 2017-11-20 | 2018-07-17 | 北京时代民芯科技有限公司 | One kind being used for Ethernet pattern configurations time-sharing multiplex interface circuit |
| CN108923779A (en) * | 2018-07-09 | 2018-11-30 | 威创集团股份有限公司 | Signal multiplexing circuit and method |
| CN109407807A (en) * | 2018-09-29 | 2019-03-01 | 上海东软载波微电子有限公司 | A kind of chip reset circuit, repositioning method and MCU chip |
| CN109491946A (en) * | 2018-11-12 | 2019-03-19 | 郑州云海信息技术有限公司 | A kind of chip and method for I2C bus extension |
| CN112051758A (en) * | 2019-06-06 | 2020-12-08 | 广东省大金创新电子有限公司 | IO extension chip |
| CN110781119A (en) * | 2019-10-22 | 2020-02-11 | 广东高云半导体科技股份有限公司 | I2C bus expansion interface, control method thereof and system on chip |
Non-Patent Citations (1)
| Title |
|---|
| "用SPI器件扩展神经元芯片";王开然等;《传感器世界》;20060531;36-40 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN113704157A (en) | 2021-11-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN113704157B (en) | System for controlling multipath reset signals with different levels based on bus | |
| US11468822B2 (en) | Timing control board, drive device and display device | |
| CN109683836B (en) | Driving device compatible with hardware interfaces of various display protocols | |
| CN104637524A (en) | Semiconductor device and semiconductor system compring the same | |
| CN101174195A (en) | Mainboard supporting composite memory device | |
| US20130033953A1 (en) | Computer motherboard and voltage adjustment circuit thereof | |
| US10573373B1 (en) | Serializer | |
| US8909959B2 (en) | Voltage adjustment circuit for storage media | |
| US8356133B2 (en) | Touch module switch circuit for all in one computer | |
| CN102882084A (en) | Hard disk adapter device | |
| US20090003092A1 (en) | Device selection circuit and method | |
| WO2024001537A1 (en) | Input circuit for display apparatus, and display apparatus and control method therefor | |
| US7359995B2 (en) | Peripheral device connection current compensation circuit | |
| JP3950120B2 (en) | Driver circuit and system having driver circuit | |
| CN218162431U (en) | Bidirectional level conversion circuit | |
| CN115604881A (en) | Constant current control circuit and method | |
| US20190280679A1 (en) | Rise and Fall Time Mismatch Adjustment Circuit for USB-On-The-Go Modules | |
| CN106297677B (en) | Source electrode driving circuit and electrophoretic display | |
| US20180261293A1 (en) | Power supply management device and memory system | |
| CN101398800B (en) | Mainboard with mixed slot architecture | |
| CN100359502C (en) | Mixed logic level bidirectional bus converter and connection method thereof | |
| CN109960677B (en) | Extension circuit for USB interface | |
| CN203025276U (en) | Tester of capacitive touch screen module | |
| CN208432937U (en) | A kind of computer module and mainboard | |
| CN111953333A (en) | Array type MEMS sensor SPI parallel data acquisition circuit and acquisition method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |