CN113311227B - Current signal noise reduction method for fault arc diagnosis technology - Google Patents

Current signal noise reduction method for fault arc diagnosis technology Download PDF

Info

Publication number
CN113311227B
CN113311227B CN202110651419.3A CN202110651419A CN113311227B CN 113311227 B CN113311227 B CN 113311227B CN 202110651419 A CN202110651419 A CN 202110651419A CN 113311227 B CN113311227 B CN 113311227B
Authority
CN
China
Prior art keywords
fault arc
current signal
noise
signal
main circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202110651419.3A
Other languages
Chinese (zh)
Other versions
CN113311227A (en
Inventor
王文家
陆守香
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Institute of Advanced Technology University of Science and Technology of China
Original Assignee
Institute of Advanced Technology University of Science and Technology of China
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Institute of Advanced Technology University of Science and Technology of China filed Critical Institute of Advanced Technology University of Science and Technology of China
Priority to CN202110651419.3A priority Critical patent/CN113311227B/en
Publication of CN113311227A publication Critical patent/CN113311227A/en
Application granted granted Critical
Publication of CN113311227B publication Critical patent/CN113311227B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R23/00Arrangements for measuring frequencies; Arrangements for analysing frequency spectra
    • G01R23/16Spectrum analysis; Fourier analysis
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R19/00Arrangements for measuring currents or voltages or for indicating presence or sign thereof
    • G01R19/0092Arrangements for measuring currents or voltages or for indicating presence or sign thereof measuring current only
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R23/00Arrangements for measuring frequencies; Arrangements for analysing frequency spectra
    • G01R23/16Spectrum analysis; Fourier analysis
    • G01R23/165Spectrum analysis; Fourier analysis using filters
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/12Testing dielectric strength or breakdown voltage ; Testing or monitoring effectiveness or level of insulation, e.g. of a cable or of an apparatus, for example using partial discharge measurements; Electrostatic testing
    • G01R31/1227Testing dielectric strength or breakdown voltage ; Testing or monitoring effectiveness or level of insulation, e.g. of a cable or of an apparatus, for example using partial discharge measurements; Electrostatic testing of components, parts or materials
    • G01R31/1263Testing dielectric strength or breakdown voltage ; Testing or monitoring effectiveness or level of insulation, e.g. of a cable or of an apparatus, for example using partial discharge measurements; Electrostatic testing of components, parts or materials of solid or fluid materials, e.g. insulation films, bulk material; of semiconductors or LV electronic components or parts; of cable, line or wire insulation
    • G01R31/1272Testing dielectric strength or breakdown voltage ; Testing or monitoring effectiveness or level of insulation, e.g. of a cable or of an apparatus, for example using partial discharge measurements; Electrostatic testing of components, parts or materials of solid or fluid materials, e.g. insulation films, bulk material; of semiconductors or LV electronic components or parts; of cable, line or wire insulation of cable, line or wire insulation, e.g. using partial discharge measurements

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Testing Relating To Insulation (AREA)

Abstract

The invention relates to the field of electrical protection, and discloses a current signal noise reduction method for a fault arc diagnosis technology, which comprises the following steps: the method comprises the steps of selecting a reference current by using a multi-load loop series fault arc detection system, filtering out components with the frequency less than 100Hz in the reference current to generate a noise signal with a higher frequency band, collecting a main circuit current, calculating an inhibition factor of each frequency of the main circuit current signal according to the energy distribution of the noise signal and the main circuit current signal in a frequency domain space, multiplying the inhibition factor and the frequency spectrum of the main circuit current signal to obtain a noise-reduced current frequency spectrum, reducing the noise-reduced current frequency spectrum into a time domain signal, completing noise reduction processing on the current signal, and transmitting the noise-reduced current signal to the multi-load loop series fault arc detection system for judging whether a fault arc occurs in a line. The invention well inhibits the influence of high-frequency-band noise on the main circuit current, and further improves the reliability of the multi-load loop series fault arc detection system.

Description

Current signal noise reduction method for fault arc diagnosis technology
Technical Field
The invention belongs to the field of electrical protection, relates to a fault arc detection method, and particularly relates to a current signal noise reduction method for a fault arc diagnosis technology.
Background
When the power supply and distribution system has the hidden troubles of bad contact at the joint, damage or aging of the insulating layer caused by external force factors, and the like, fault electric arcs are caused under the action of voltage and current. The temperature of the arc can reach 2000 ℃ or higher only with the current of 0.5A, the voltage for maintaining stable combustion of the arc is only 20V, the arc is difficult to extinguish after the arc is started, and the arc fault becomes an ignition source, thereby causing fire.
Arc fault detection in complex power environments has been an important issue for industry and scientific research for many years. However, until now, no truly mature arc detection product has been available that can ensure rapid and accurate identification of series fault arcs in a line before a fire occurs. The reasons for this condition are mainly two: on one hand, the working current of some electrical appliances is very similar to the arc current, the arc fault characteristics are easily covered or weakened by the current absorption of the electrical appliances, and the difference of the fault characteristics adopted by the existing detection algorithm between the normal state and the fault state is very small; on the other hand, the power utilization environment is complex, and the electromagnetic compatibility processing of some electrical appliances is not perfect enough, so that in the monitoring of fault current, the acquired current signal contains a large amount of noise, and the arc fault characteristics are easily seriously interfered in the actual test process.
In order to reduce the interference of power grid noise on the dynamic characteristics of the fault arc, timely find the fault arc possibly existing in the line and take a series of countermeasures for the fault arc, improve the sensitivity and reliability of a fault arc detection algorithm, the collected current signal needs to be subjected to noise reduction processing, and effective information of the current signal is enhanced.
The above is only for the purpose of assisting understanding of the technical aspects of the present invention, and does not represent an admission that the above is prior art.
Disclosure of Invention
The invention mainly aims to provide a current signal noise reduction method for a fault arc diagnosis technology, and aims to solve the technical problem that high-frequency noise in a current signal acquired in the prior art has large interference on the detection performance of a multi-load loop series fault arc detection system.
In order to achieve the above object, the present invention provides a current signal noise reduction method for a fault arc diagnosis technology, the method comprising the steps of:
collecting main circuit current at the user power inlet wiring;
screening a current signal which does not carry fault arc information in the main circuit current by using a multi-load loop series fault arc detection system, and calibrating the current signal as a reference signal;
filtering components with the frequency less than 100Hz in the reference signal to generate a noise signal of a higher frequency band;
continuously acquiring a main circuit current signal, and calculating a suppression factor of each frequency of the main circuit current signal according to the energy distribution of the main circuit current signal in the frequency domain and the average energy distribution of the noise signal in the frequency domain;
multiplying the suppression factor by the frequency spectrum of the main circuit current signal to obtain a noise-reduced current frequency spectrum;
and reducing the noise-reduced current frequency spectrum into a time domain signal, finishing the noise reduction processing of the main circuit current signal, and using the main circuit current signal subjected to the noise reduction processing as an input signal of a multi-load loop series fault arc detection system to judge whether a fault arc occurs in the circuit.
Optionally, the current signal noise reduction method for the fault arc diagnosis technology assumes that the types and the numbers of the electric loads are relatively stable in a certain power utilization period in the same power utilization place, and assumes that the obtained noise signal of the higher frequency band is background noise in the power utilization period.
Optionally, the current signal noise reduction method for fault arc diagnosis technology is a supplement to the multi-load-loop series fault arc detection method, the reference signal of the current signal noise reduction method for fault arc diagnosis technology needs to be determined according to the judgment result of the multi-load-loop series fault arc detection method, and the result of the current signal noise reduction method for fault arc diagnosis technology is the input signal of the multi-load-loop series fault arc detection method.
Optionally, the current signal noise reduction method for the fault arc diagnosis technology is a matching algorithm of the multi-load loop series fault arc detection method.
The invention has the following beneficial technical effects: the method is simple in technical implementation, only one section of noise reduction program is added on the basis of the original multi-load loop series fault arc detection method, and no additional hardware requirement is added on the original system; the noise reduction algorithm is mainly used for eliminating high-frequency clutter in a current signal, and the multi-load loop series fault arc detection method mainly aims at the high-order statistical characteristic of the current signal in a time-frequency domain space, and the two characteristics supplement each other, so that the sensitivity of the multi-load loop series fault arc detection method can be greatly improved on the premise of ensuring the constant reliability of the original algorithm; the method assumes that the types and the quantity of the electric loads are relatively stable and the noise signals are relatively stable in a specific power utilization period, and the method is used as a matched current signal noise reduction algorithm of the multi-load loop series fault arc detection method, so that the application range of the original system is expanded, and the fault arc protection device can accurately and reliably act in any environment.
Drawings
FIG. 1 is a flow chart of a first embodiment of a current signal noise reduction method for a fault arc diagnostic technique of the present invention;
FIG. 2 is a flow chart of an embodiment of a current signal noise reduction method for fault arc diagnosis according to the present invention;
FIG. 3 is a graph showing the comparative effect before and after noise reduction of a current signal in the case of an arc without a series fault when an electric load is an incandescent lamp according to an embodiment of the present invention;
FIG. 4 is a graph showing the comparison of the effects before and after noise reduction of a current signal when an arc occurs due to a series fault when an electric load is an incandescent lamp according to an embodiment of the present invention;
fig. 5 is a graph showing a comparison effect before and after noise reduction of a current signal in the case of no series fault arc when the electric load is an air conditioner according to an embodiment of the present invention;
fig. 6 is a comparison effect diagram before and after noise reduction of a current signal when a series fault arc occurs when an electric load is an air conditioner according to an embodiment of the present invention.
The implementation, functional features and advantages of the present invention will be further described with reference to the accompanying drawings.
Detailed Description
The present invention will be described in detail with reference to the following embodiments and accompanying drawings in order to explain technical features and advantages of the invention more deeply.
An embodiment of the present invention provides a current signal noise reduction method for a fault arc diagnosis technology, and referring to fig. 1, fig. 1 is a schematic flow diagram of a first embodiment of a current signal noise reduction method for a fault arc diagnosis technology according to the present invention.
In this embodiment, the current signal noise reduction method for the fault arc diagnosis technology includes the following steps:
step S01: and collecting main circuit current at the user power inlet wiring.
It should be noted that, a high-precision current mutual inductor is used to collect current signals in a line at a sampling frequency of 1024kHz at a user power distribution inlet wire, and each current collection time is 1 second, so as to generate a sampling current x (n) of a main circuit current.
Step S02: and screening a current signal which does not carry fault arc information in the main circuit current by using a multi-load loop series fault arc detection system, and calibrating the current signal as a reference signal.
It can be understood that the current signal noise reduction method for the fault arc diagnosis technology provided by the present embodiment is the application number: 202010748868.5 patent entitled "method, device and storage medium for detecting multiple load loop series fault arcs". The multi-load loop series fault arc detection device collects a line current signal x (t) on a main line through a high-precision current transformer; and adopting db4 wavelet base to make four-layer wavelet to current signal to obtain wavelet detail coefficient F of each layer of x (t)i,jTo F, fori,jAnd processing kurtosis and peak-like factors to obtain the kurtosis and peak-like factors of wavelet detail coefficients of each layer of the current signal. Inputting the kurtosis and peak-like factors of wavelet detail coefficients of 1-4 layers of current signals into a pre-trained neural network, judging whether fault arcs occur in a line, and if no fault arcs occur, marking the corresponding current signals as reference signals.
As can be understood, referring to fig. 2, the sampling current x (n) is sent to the multi-load loop series fault arc detection system to determine whether a series fault arc occurs in the line; if the judgment result is that the line is in a fault state, alarm information is sent to the outside; if the judgment result is that the line is in a normal state, continuing to collect the main line current; and if the current signal acquired within 3 continuous seconds is determined as normal current by the multi-load loop series fault arc detection system, setting the current signal acquired within the last 1 second as a reference signal x (n).
Step S03: and filtering components with the frequency less than 100Hz in the reference signal to generate a noise signal of a higher frequency band.
It can be understood that the reference signal includes a plurality of components, fourier transform is performed on the reference signal x (n) to generate a frequency domain signal ζ (n), a high pass filter is designed to filter out components with frequencies less than 100Hz in ζ (n) to generate ζ '(n), and inverse fourier transform is performed on ζ' (n) to generate a noise signal σ (n) in a higher frequency band.
Step S04: and continuously acquiring the main circuit current signal, and calculating the suppression factor of each frequency of the main circuit current signal according to the energy distribution of the main circuit current signal in the frequency domain and the average energy distribution of the noise signal in the frequency domain.
It is understood that the noise signal σ (n) is partitioned into groups of every 2048 samples, FFT is performed on every 2048 samples, the energy distribution in the frequency domain is calculated, the energy distribution in the frequency domain of the next group is calculated by shifting the overlap rate of 1/2, the average of the energy distribution arrays of all groups is calculated, and the average energy P per frequency f of the noise signal σ (n) is calculatedn(f)。
It should be appreciated that a new current signal x '(n) continues to be acquired, with x' (n) being blocked in groups of every 2048 samples; FFT is carried out on the first group of 2048 sampling signals, and the energy distribution P of the first group of 2048 sampling signals in the frequency domain is calculatedy(f) For each frequency f, the suppression factor is calculated as follows;
Figure BDA0003110670370000051
where α is an over-subtraction factor (1 or more), which affects the distortion degree of the current signal spectrum, and β is a spectrum lower limit parameter (0 or more and less than 1), which can control the amount of residual noise and the size of musical noise. In this embodiment, α is 1.2 and β is 0.05.
Step S05: and multiplying the suppression factor by the frequency spectrum of the main circuit current signal to obtain a noise-reduced current frequency spectrum.
It will be appreciated that a length 12 Hann window function w (n) is designed,
Figure BDA0003110670370000052
wherein N ═ 12, which indicates the length of the Hann window function;
calculating convolution of restrain (f) and w (n), obtaining an inhibition factor restrain '(f) after smoothing treatment on a frequency domain, and calculating the product of the restrain' (f) and the frequency spectrum of the main circuit current signal to obtain the current frequency spectrum of the main circuit current signal after noise reduction.
Step S06: and reducing the noise-reduced current frequency spectrum into a time domain signal, finishing the noise reduction processing of the main circuit current signal, and using the main circuit current signal subjected to the noise reduction processing as an input signal of a multi-load loop series fault arc detection system to judge whether a fault arc occurs in the circuit.
It can be understood that, performing IFFT on the current spectrum of the main current signal with the background noise suppressed to obtain a time-domain current signal; moving to the next group at the overlapping rate of 1/2, and repeating the operation until all the grouped sampling signals of the current signal x' (n) are processed; and multiplying each section of the reduction current signal by a Hann window function with the length of 2048, further combining the current signals multiplied by the Hann window function into a final trunk current signal subjected to noise reduction treatment, wherein the trunk current signal subjected to noise reduction treatment can be directly used as an input signal of a multi-load loop series fault arc detection method for judging whether a fault arc occurs in a line.
In a specific implementation, referring to fig. 2, fig. 2 is a flowchart of an implementation of a current signal noise reduction method for a fault arc diagnosis technique, S1: collecting current signals at a user power distribution inlet wire; s2: judging whether a series fault arc occurs in the line by using a multi-load loop series fault arc detection system; s3: if yes, sending an alarm prompt, otherwise, repeating the steps S1 and S2; s4: if the multi-load loop series fault arc detection system judges the current signals collected within 3 seconds continuously as normal current, the current signals collected within the latest 1 second are set as reference signals; s5: filtering out components with the frequency less than 100Hz in the reference signal to generate background noise of a higher frequency band; s6: collecting main circuit current signals at a user power distribution inlet wire; s7: calculating the suppression factors of all frequencies of the main circuit current signal according to the frequency domain energy distribution of the main circuit current signal and the background noise; s8: multiplying the suppression factor by the frequency spectrum of the main circuit current signal to obtain a noise-reduced current frequency spectrum; s9: reducing the noise-reduced current frequency spectrum into a time domain signal; s10: and transmitting the current signal subjected to noise reduction processing to a multi-load loop series fault arc detection system for judging whether fault arc occurs in the line.
Further, in order to better suppress the influence of the high-frequency-band noise signal on the main circuit current, in this embodiment, it is assumed that the type and the number of the electrical loads are relatively stable in a certain power consumption period in the same power consumption place, and the obtained noise signal in the higher frequency band is assumed to be the background noise in the power consumption period.
Further, in order to better suppress the influence of the high-frequency-band noise signal on the main circuit current, in this embodiment, the current signal noise reduction method for the fault arc diagnosis technology is a supplement to the multi-load-loop series fault arc detection method, the reference signal of the current signal noise reduction method for the fault arc diagnosis technology needs to be determined according to the determination result of the multi-load-loop series fault arc detection method, and the result of the current signal noise reduction method for the fault arc diagnosis technology is even the input signal of the multi-load-loop series fault arc detection method.
Further, in order to better suppress the influence of the high-frequency band noise signal on the main circuit current, in this embodiment, the current signal noise reduction method for the fault arc diagnosis technology is a matching algorithm of the multiple-load-loop series fault arc detection method.
It can be understood that comparing fig. 3 and 4 with fig. 5 and 6, it can be seen that, in a specific power utilization period, the background noise signal is relatively stable without being affected by the power utilization load when no fault arc occurs in the same power utilization site; a current signal noise reduction method for a multi-load loop series fault arc diagnosis technology can well inhibit a burr phenomenon (background noise) in a current waveform on the premise of not damaging the influence of a fault arc on a current signal, greatly improves the sensitivity of the multi-load loop series fault arc detection method, and does not influence the reliability of the multi-load loop series fault arc detection method.
The embodiment has the following beneficial effects: the embodiment is simple to realize, only one section of noise reduction program is needed to be added on the basis of the original multi-load loop series fault arc detection method, and no additional hardware requirement is added on the original system; the noise reduction algorithm in the embodiment is mainly used for eliminating high-frequency clutter in the current signal, and the multi-load loop series fault arc detection method mainly aims at the high-order statistical characteristic of the current signal in a time-frequency domain space, and the two characteristics supplement each other, so that the sensitivity of the multi-load loop series fault arc detection method can be greatly improved on the premise of ensuring that the reliability of the original algorithm is unchanged; the embodiment assumes that the types and the quantity of the electric loads are relatively stable and the noise signals are relatively stable in a specific power utilization period, and the electric load is used as a matched current signal noise reduction algorithm of the multi-load loop series fault arc detection method, so that the application range of the original system is expanded, and the fault arc protection device can accurately and reliably act in any environment.
The invention is clearly and completely described by the technical scheme in the embodiment. It should be noted that the described embodiments are only a part of the invention, not all embodiments of the invention. Based on the embodiments of the present invention, any person of ordinary skill in the art can make various changes and modifications to the present invention without departing from the spirit and scope of the present invention. Thus, it is intended that the present invention cover the modifications and variations of this invention provided they come within the scope of the appended claims.

Claims (4)

1. A method of current signal noise reduction for fault arc diagnostic techniques, the method comprising:
collecting main circuit current at a user power-on wiring;
screening a current signal which does not carry fault arc information in the main circuit current by using a multi-load loop series fault arc detection system, and calibrating the current signal as a reference signal;
filtering out components with the frequency less than 100Hz in the reference signal to generate a noise signal of a higher frequency band;
continuously acquiring a main circuit current signal, and calculating a suppression factor of each frequency of the main circuit current signal according to the energy distribution of the main circuit current signal in the frequency domain and the average energy distribution of the noise signal in the frequency domain;
multiplying the suppression factor by the frequency spectrum of the main circuit current signal to obtain a noise-reduced current frequency spectrum;
and reducing the noise-reduced current frequency spectrum into a time domain signal, finishing the noise reduction processing of the main circuit current signal, and using the main circuit current signal subjected to the noise reduction processing as an input signal of a multi-load loop series fault arc detection system to judge whether a fault arc occurs in the circuit.
2. The method according to claim 1, wherein the method for reducing noise of current signals for fault arc diagnosis is assumed to be in the same power utilization site, within a certain power utilization period, the types and the number of power utilization loads are relatively stable, and the obtained noise signals in a higher frequency band are assumed to be background noise within the power utilization period.
3. The method according to claim 1, wherein the current signal noise reduction method for fault arc diagnosis technology is complementary to a multi-load-loop series fault arc detection method, the reference signal of the current signal noise reduction method for fault arc diagnosis technology is determined according to the judgment result of the multi-load-loop series fault arc detection method, and the result of the current signal noise reduction method for fault arc diagnosis technology is the input signal of the multi-load-loop series fault arc detection method.
4. The method of claim 1, further characterized in that the method of current signal noise reduction for fault arc diagnostic techniques is a complementary algorithm to the multi-load loop series fault arc detection method.
CN202110651419.3A 2021-06-10 2021-06-10 Current signal noise reduction method for fault arc diagnosis technology Active CN113311227B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202110651419.3A CN113311227B (en) 2021-06-10 2021-06-10 Current signal noise reduction method for fault arc diagnosis technology

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202110651419.3A CN113311227B (en) 2021-06-10 2021-06-10 Current signal noise reduction method for fault arc diagnosis technology

Publications (2)

Publication Number Publication Date
CN113311227A CN113311227A (en) 2021-08-27
CN113311227B true CN113311227B (en) 2022-06-24

Family

ID=77378508

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202110651419.3A Active CN113311227B (en) 2021-06-10 2021-06-10 Current signal noise reduction method for fault arc diagnosis technology

Country Status (1)

Country Link
CN (1) CN113311227B (en)

Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA2433551A1 (en) * 2000-12-28 2002-07-11 Nec Corporation Method and apparatus for noise suppression
US6608741B1 (en) * 2000-03-04 2003-08-19 Pass & Seymour, Inc. Two winding resonating arc fault sensor which boosts arc fault signals while rejecting arc mimicking noise
CN102918592A (en) * 2010-05-25 2013-02-06 日本电气株式会社 Signal processing method, information processing device, and signal processing program
CN104597344A (en) * 2015-01-08 2015-05-06 上海交通大学 Fault arc online detecting method based on wavelet first-layer high-frequency component correlation
CN110417351A (en) * 2019-08-01 2019-11-05 上海理工大学 Photovoltaic system DC side arc fault detection systems and detection method
CN110488161A (en) * 2019-07-23 2019-11-22 南京航空航天大学 A kind of detection of multi-load series arc faults and localization method
CN110677125A (en) * 2019-10-11 2020-01-10 国网冀北电力有限公司秦皇岛供电公司 Arc fault detection method and device
CN111707908A (en) * 2020-07-29 2020-09-25 中国科学技术大学先进技术研究院 Multi-load loop series fault arc detection method and device and storage medium
CN112505511A (en) * 2020-12-14 2021-03-16 天津求实智源科技有限公司 Non-invasive low-voltage fault arc detection and positioning method and system
CN112583000A (en) * 2020-11-25 2021-03-30 中国科学技术大学先进技术研究院 Fault arc identification tripping device

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8879218B2 (en) * 2007-12-14 2014-11-04 True-Safe Technologies, Inc. Arc fault circuit interrupter, systems, apparatus and methods of detecting and interrupting electrical faults

Patent Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6608741B1 (en) * 2000-03-04 2003-08-19 Pass & Seymour, Inc. Two winding resonating arc fault sensor which boosts arc fault signals while rejecting arc mimicking noise
CA2433551A1 (en) * 2000-12-28 2002-07-11 Nec Corporation Method and apparatus for noise suppression
CN102918592A (en) * 2010-05-25 2013-02-06 日本电气株式会社 Signal processing method, information processing device, and signal processing program
CN104597344A (en) * 2015-01-08 2015-05-06 上海交通大学 Fault arc online detecting method based on wavelet first-layer high-frequency component correlation
CN110488161A (en) * 2019-07-23 2019-11-22 南京航空航天大学 A kind of detection of multi-load series arc faults and localization method
CN110417351A (en) * 2019-08-01 2019-11-05 上海理工大学 Photovoltaic system DC side arc fault detection systems and detection method
CN110677125A (en) * 2019-10-11 2020-01-10 国网冀北电力有限公司秦皇岛供电公司 Arc fault detection method and device
CN111707908A (en) * 2020-07-29 2020-09-25 中国科学技术大学先进技术研究院 Multi-load loop series fault arc detection method and device and storage medium
CN112583000A (en) * 2020-11-25 2021-03-30 中国科学技术大学先进技术研究院 Fault arc identification tripping device
CN112505511A (en) * 2020-12-14 2021-03-16 天津求实智源科技有限公司 Non-invasive low-voltage fault arc detection and positioning method and system

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
基于电弧电流高频分量的串联交流电弧故障检测方法;王尧等;《电力自动化设备》;20170731(第07期);全文 *

Also Published As

Publication number Publication date
CN113311227A (en) 2021-08-27

Similar Documents

Publication Publication Date Title
Beniwal et al. A critical analysis of methodologies for detection and classification of power quality events in smart grid
Yao et al. Characteristic study and time-domain discrete-wavelet-transform based hybrid detection of series DC arc faults
CN108229382A (en) Vibration signal characteristics extracting method, device, storage medium and computer equipment
Wang et al. Noise suppression of corona current measurement from HVdc transmission lines
CN108398252A (en) OLTC mechanical failure diagnostic methods based on ITD and SVM
CN113269082A (en) Partial discharge threshold denoising method based on improved variational modal decomposition
Gu et al. Application of chaos synchronization technique and pattern clustering for diagnosis analysis of partial discharge in power cables
CN104537227A (en) Transformer substation noise separation method
Chan et al. Automatic blind equalization and thresholding for partial discharge measurement in power transformer
CN107356843A (en) The partial discharge of transformer method for diagnosing faults of small echo is synchronously extruded based on gradient threshold
CN113311227B (en) Current signal noise reduction method for fault arc diagnosis technology
Chilukuri et al. Time-frequency based pattern recognition technique for detection and classification of power quality disturbances
Geng et al. Mechanical fault diagnosis of power transformer by GFCC time-frequency map of acoustic signal and convolutional neural network
CN113642417A (en) Improved wavelet algorithm-based denoising method for partial discharge signals of insulated overhead conductor
Sun et al. Detection and analysis based on the abnormal mechanical vibration signal of GIS
CN117520916A (en) Cable partial discharge signal denoising method
CN116559643A (en) GIS partial discharge fault discrimination method based on feature similarity
Ala et al. A smart sensing method for real-time monitoring of low voltage series-arc-fault
Boczar et al. Analysis of the acoustic emission pulses generated by partial electrical discharges
Lu et al. A new series arc fault identification method based on wavelet transform
CN112729531B (en) Fault studying and judging method and system for distribution transformer equipment
Abdullah et al. MODELLING OF PARTIAL DISCHARGE ANALYSIS SYSTEM USING WAVELET TRANSFORM DENOISING TECHNIQUE IN LABVIEW ENVIRONMENT
Gonzalez-Cordoba et al. Automatic detection and classification of electrical disturbances by means of empirical mode decomposition method
CN118094110B (en) Intelligent processing method for cable sheath circulation monitoring data
Hussain et al. Self-adaptive De-noising Technique based on DWT for PD Measurements and Self-healing Networks

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant