CN112528581B - Optimization method, device and medium for improving signal crosstalk after winding of integrated circuit - Google Patents
Optimization method, device and medium for improving signal crosstalk after winding of integrated circuit Download PDFInfo
- Publication number
- CN112528581B CN112528581B CN202011442073.8A CN202011442073A CN112528581B CN 112528581 B CN112528581 B CN 112528581B CN 202011442073 A CN202011442073 A CN 202011442073A CN 112528581 B CN112528581 B CN 112528581B
- Authority
- CN
- China
- Prior art keywords
- signal
- line
- victim
- crosstalk
- integrated circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000000034 method Methods 0.000 title claims abstract description 66
- 238000004804 winding Methods 0.000 title claims abstract description 37
- 238000005457 optimization Methods 0.000 title claims abstract description 26
- 238000013461 design Methods 0.000 claims abstract description 27
- 230000008569 process Effects 0.000 claims description 36
- 230000000694 effects Effects 0.000 description 15
- 230000008054 signal transmission Effects 0.000 description 6
- 230000008878 coupling Effects 0.000 description 4
- 238000010168 coupling process Methods 0.000 description 4
- 238000005859 coupling reaction Methods 0.000 description 4
- 238000010586 diagram Methods 0.000 description 4
- 230000009471 action Effects 0.000 description 3
- 238000000638 solvent extraction Methods 0.000 description 3
- 230000007704 transition Effects 0.000 description 3
- 238000004891 communication Methods 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- SLXKOJJOQWFEFD-UHFFFAOYSA-N 6-aminohexanoic acid Chemical compound NCCCCCC(O)=O SLXKOJJOQWFEFD-UHFFFAOYSA-N 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000012937 correction Methods 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 230000000644 propagated effect Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/32—Circuit design at the digital level
- G06F30/337—Design optimisation
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Evolutionary Computation (AREA)
- Geometry (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Semiconductor Integrated Circuits (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Abstract
The invention discloses an optimization method, a device and a storage medium for improving signal crosstalk after integrated circuit winding, and belongs to the field of integrated circuit design. Comprising the following steps: acquiring at least one signal victim line affected by signal crosstalk, and determining the signal victim line to which a signal protection line needs to be added according to a preset signal speed threshold value and a preset length threshold value; adding a signal protection line, and analyzing whether the addition is smooth or not; when the addition is not performed smoothly, an operation of increasing the interval between the signal victim line and the signal aggressor line that generates the influence of the signal crosstalk is performed according to the timing problem, or an operation of deleting the signal protection line and increasing the signal victim line drive is performed. The invention automatically searches and selects the signal damaged line, combines the operations of adding the signal protection line, increasing the interval between lines and increasing the signal driven by the damaged line, optimizes the integrated circuit, can integrally reduce the possibility of crosstalk in the design in the early stage of design convergence, and reduces the difficulty of design convergence.
Description
Technical Field
The application relates to the technical field of integrated circuit design, in particular to an optimization method, a system, a storage medium and equipment for improving signal crosstalk after winding of an integrated circuit.
Background
Integrated circuit designs, like all other signal system designs, are required to face signal crosstalk problems that can occur very easily on signal propagation across integrated circuit device connections. Various parasitic capacitances are ubiquitous on the signal connection lines, and when the coupling capacitance between two signal lines is sufficiently significant, the signal change of one attack signal line is coupled to the other victim signal line. Signal variations on the victim signal line are induced, affecting the signal integrity of the victim signal line. If the victim signal line is affected by the attack signal line in the process of transmitting the effective signal of the victim signal line, the most direct expression is to influence the signal transition speed of the victim signal line. This effect on the transition speed directly affects the signal propagation delay.
Since crosstalk of signals is propagated, electromagnetic interference of signal lines is very difficult to control throughout the integrated circuit design. Many designs correct the interference problem at the end of the design convergence, but many resources are already occupied in the later stages of the integrated circuit design, which is sometimes very difficult. And signal crosstalk problems may occur in new places due to the correction of a point.
Disclosure of Invention
The invention provides an optimization method, a device, a storage medium and equipment for improving signal crosstalk after integrated circuit winding, which utilize an EDA tool to automatically find and select signal damaged wires, perform winding condition analysis and timing problem analysis on the basis of adding signal protection wires, and optimize the integrated circuit by combining increasing the interval between wires and increasing the signal damaged wire drive. Therefore, the possibility of crosstalk in the design can be reduced integrally in the early stage of design convergence, and the difficulty of design convergence is reduced.
In order to solve the problems, the invention adopts a technical scheme that: an optimization method for improving signal crosstalk after winding of an integrated circuit is provided. It comprises the following steps: acquiring at least one signal victim line influenced by signal crosstalk in an integrated circuit by using an EDA tool, and determining the signal victim line to which a signal protection line needs to be added according to a preset signal speed threshold value and a preset length threshold value; adding a signal protection wire to a signal damaged wire needing to be added with the signal protection wire, and analyzing whether the signal protection wire is added smoothly or not; and when the signal protection line addition is not smooth, performing an operation of increasing the interval between the signal victim line and the signal attack line generating the signal crosstalk influence or performing an operation of deleting the signal protection line and increasing the signal victim line drive according to the timing problem generated by the corresponding signal victim line.
The invention adopts another technical scheme that: an optimizing device for improving signal crosstalk after integrated circuit winding is provided, which comprises: the module is used for acquiring at least one signal victim line influenced by signal crosstalk in the integrated circuit by using the EDA tool, and determining the signal victim line to be added with the signal protection line according to a preset signal speed threshold value and a preset length threshold value; a module for adding a signal protection wire to a signal damaged wire of the signal protection wire to be added and for adding a signal protection wire to whether the signal protection wire is successfully analyzed; and a module for performing an operation of increasing an interval between the signal victim line and the signal aggressor line generating the influence of the signal crosstalk or an operation of deleting the signal victim line and increasing the signal victim line drive according to a timing problem generated by the corresponding signal victim line when the signal victim line addition is not smooth.
In another aspect of the application, a computer readable storage medium is provided having computer instructions stored therein, wherein the computer instructions are operative to perform the optimization method of the aspect for improving signal crosstalk after winding of an integrated circuit.
The technical scheme of the application has the following beneficial effects: and (3) automatically searching and selecting the signal damaged line by using an EDA tool, analyzing the winding condition and the timing problem on the basis of adding the signal protection line, and optimizing the integrated circuit by combining increasing the line-to-line interval and increasing the signal damaged line drive. Therefore, the possibility of crosstalk in the design can be reduced integrally in the early stage of design convergence, and the difficulty of design convergence is reduced.
Drawings
FIG. 1 is a schematic diagram of an embodiment of an optimization method for improving crosstalk of signals after winding an integrated circuit according to the present invention;
FIG. 2 is a schematic diagram of an optimizing apparatus for improving crosstalk of signals after winding of an integrated circuit according to another embodiment of the present invention.
Detailed Description
The preferred embodiments of the present invention will be described in detail below with reference to the accompanying drawings so that the advantages and features of the present invention can be more easily understood by those skilled in the art, thereby making clear and defining the scope of the present invention.
It is noted that relational terms such as first and second, and the like are used solely to distinguish one entity or action from another entity or action without necessarily requiring or implying any actual such relationship or order between such entities or actions. Moreover, the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus. Without further limitation, an element defined by the phrase "comprising … …" does not exclude the presence of other like elements in a process, method, article, or apparatus that comprises the element.
FIG. 1 is a schematic diagram of an embodiment of an optimization method for improving crosstalk after winding of an integrated circuit according to the present invention.
In this embodiment, the optimization method for improving signal crosstalk after winding of an integrated circuit mainly includes: process S101: acquiring at least one signal victim line influenced by signal crosstalk in an integrated circuit by using an EDA tool, and determining the signal victim line to which a signal protection line needs to be added according to a preset signal speed threshold value and a preset length threshold value; process S102: adding a signal protection wire to a signal damaged wire needing to be added with the signal protection wire, and analyzing whether the signal protection wire is added smoothly or not; process S103: when the signal protection line addition is not smooth, the operation of increasing the interval between the signal victim line and the signal attack line generating the signal crosstalk influence is performed on the corresponding signal victim line according to the time sequence problem generated by the corresponding signal victim line, or the operation of deleting the signal protection line and increasing the signal victim line drive is performed.
In the embodiment shown in fig. 1, the optimization method for improving signal crosstalk after integrated circuit winding of the present invention includes a process S101, obtaining at least one signal victim line affected by signal crosstalk in an integrated circuit by using an EDA tool, and determining a signal victim line to which a signal protection line needs to be added according to a preset signal speed threshold and a preset length threshold. This process captures the signal victim line in order to further add signal protection lines thereto to optimize the integrated circuit.
In a specific embodiment of the present invention, the process of obtaining at least one signal victim line affected by signal crosstalk in the integrated circuit by using the EDA tool includes obtaining the signal victim line according to a voltage variation amplitude of the signal line in the integrated circuit before the signal line in the integrated circuit is affected by the signal crosstalk and/or obtaining the signal victim line according to an energy generated by the signal crosstalk in the signal line in the integrated circuit during the signal crosstalk. This process captures the signal victim line in order to further add signal protection lines thereto to optimize the integrated circuit.
In one embodiment of the present invention, the process of obtaining the signal victim line according to the voltage variation amplitude before the signal line in the integrated circuit is affected by the signal crosstalk and when the signal line in the integrated circuit is affected by the signal crosstalk includes taking a percentage as a measure, and typically the percentage is 30%. For example, the power supply on the signal victim line is 1V, then the disturbance signal is considered too large when it is greater than 300mV, so the EDA tool directly takes this signal victim line for further optimization.
In one embodiment of the present invention, the process of obtaining the signal damaged line according to the energy generated by the signal crosstalk in the process of affecting the signal line by the signal crosstalk in the integrated circuit includes using an energy intensity threshold as a measurement standard, where the energy value is a maximum voltage height/2 reached by the damage according to the duration of the damage. Corresponds to a triangular area, which represents energy. When this energy reaches a certain intensity, which is too great, the EDA tool directly acquires this signal and is further optimized by the line. For example, 300mV, 1us is used as the energy intensity threshold, then the value of this multiplication is 150.
In a specific embodiment of the present invention, the determining the signal victim line to which the signal protection line needs to be added according to the preset signal speed threshold and the preset length threshold includes determining the signal victim line as the signal victim line to which the signal protection line needs to be added when the signal transmission speed of the signal victim line is greater than the signal speed threshold and the length of the signal victim line is greater than the length threshold. This process captures the signal victim line in order to further add signal protection lines thereto to optimize the integrated circuit.
In a specific example of the present invention, when the signal transmission speed of the signal victim line is greater than the signal speed threshold and the length of the signal victim line is greater than the length threshold, the process of determining the signal victim line as the signal victim line to which the signal protection line needs to be added includes, for example, taking the signal speed threshold as 50MHz and taking the length threshold as 50um, if the signal transmission speed of the signal victim line is greater than 50MHz and the length of the signal victim line is greater than 50um, adding a next signal protection line between the signal victim line and the signal attack line, and if the signal transmission speed of the signal victim line is not greater than 50MHz and the length of the signal victim line is greater than 50um, re-acquiring the next signal victim line and analyzing the next signal victim line using the EDA tool.
In the embodiment shown in fig. 1, the optimization method for improving signal crosstalk after winding of an integrated circuit according to the present invention includes a process S102 of adding a signal protection line to a signal victim line to which the signal protection line is to be added, and analyzing whether the signal protection line addition is successful. The process carries out winding analysis on the integrated circuit added with the protection wire, so that the signal damaged wire which is not smooth to be added with the signal protection wire can be further optimized by adopting other protection measures according to the timing problem.
In a specific example of the present invention, the above process of adding a signal protection line to a signal victim line to which a signal protection line is to be added includes adding a section of metal line between the signal victim line and a signal aggressor line, that is, the signal protection line, where the signal protection line guides an interference signal to a ground line, so that signal crosstalk is blocked very efficiently.
In a specific embodiment of the present invention, the process of analyzing whether the signal protection line addition is performed successfully includes analyzing whether the signal protection line addition is performed successfully according to whether a design rule violation occurs after the signal protection line addition is completed. The process carries out winding analysis on the integrated circuit added with the protection wire, so that the signal damaged wire which is not smooth to be added with the signal protection wire can be further optimized by adopting other protection measures according to the timing problem.
In one embodiment of the present invention, the process of analyzing whether the signal protection line addition is smooth according to whether a design rule violation occurs after the signal protection line addition is completed includes analyzing whether the signal protection line addition is smooth according to a violation of a design rule (DRC rule) after the signal protection line addition is completed, if a large number of design rule violations occur, further optimizing the signal victim line by the EDA tool, and if a large number of design rule violations do not occur, re-acquiring the next signal victim line by the EDA tool and analyzing the next signal victim line.
In the embodiment shown in fig. 1, the optimization method for improving signal crosstalk after winding an integrated circuit according to the present invention includes a process S103, when signal protection line addition is not smooth, performing an operation of increasing an interval between a signal victim line and a signal aggressor line that generates an influence of signal crosstalk on a corresponding signal victim line according to a timing problem generated by the corresponding signal victim line, or performing an operation of deleting the signal protection line and increasing a signal victim line drive. The process can ensure that when the signal protection line is not added smoothly, other protection methods are used for protecting the corresponding signal damaged line, thereby further optimizing the integrated circuit.
In a specific embodiment of the present invention, when the addition of the signal protection line is not smooth, the operation of increasing the interval between the signal victim line and the signal attack line that generates the signal crosstalk effect is performed on the corresponding signal victim line according to the timing problem generated by the corresponding signal victim line, or the operation of deleting the signal protection line and increasing the signal victim line driving is performed, and when the addition of the signal protection line is not smooth, the operation of increasing the interval between the signal victim line and the signal attack line that generates the signal crosstalk effect is performed on the corresponding signal victim line according to the duration of the timing problem generated by the corresponding signal victim line and the preset duration threshold, or the operation of deleting the signal protection line and increasing the signal victim line driving is performed. The process performs timing analysis in combination with increasing line-to-line spacing and increasing signal driven by the victim line to facilitate further optimization of the integrated circuit.
In a specific embodiment of the present invention, when the addition of the signal protection line is not smooth, the operation of increasing the interval between the signal victim line and the signal attack line that generates the signal crosstalk effect is performed on the corresponding signal victim line according to the time length of the corresponding signal victim line that generates the timing problem and the preset time length threshold, or the operation of deleting the signal protection line and increasing the signal victim line driving is performed, where the operation of increasing the interval between the signal victim line and the signal attack line that generates the signal crosstalk effect is performed on the corresponding signal victim line when the time length of the signal victim line that generates the timing problem is greater than the time length threshold. This process in combination with increasing the inter-line spacing facilitates further optimization of the integrated circuit.
In a specific example of the present invention, the above-mentioned operation of increasing the interval between the signal victim line and the signal attack line that generates the signal crosstalk effect on the corresponding signal victim line when the duration of the signal victim line generating the timing problem is greater than the duration threshold includes, for example, taking the duration threshold to be 1ns, and performing the operation of increasing the interval between the signal victim line and the signal attack line that generates the signal crosstalk effect on the corresponding signal victim line when the duration of the signal victim line generating the timing problem is greater than 1 ns.
In one embodiment of the present invention, the above-mentioned operation of increasing the interval between the signal victim line and the signal aggressor line generating the signal crosstalk effect on the corresponding signal victim line includes the steps of, according to the formulaThe value of the capacitance can be obtained. Where ε is a constant, S is the facing area of the capacitive plates, d is the distance of the capacitive plates, and k is the electrostatic force constant. A common parallel plate capacitor has a capacitance of c=epsilon S/d (epsilon is the dielectric constant of the medium between the plates, S is the plate area, and d is the distance between the plates in this formula). Increasing the distance between the signal lines can improve the inter-signal crosstalk. After increasing the interline spacing, the next signal victim line is retrieved and analyzed using the EDA tool.
In a specific embodiment of the present invention, when the addition of the signal protection line is not smooth, the operation of increasing the interval between the signal victim line and the signal attack line that generates the signal crosstalk effect is performed on the corresponding signal victim line according to the time length when the signal victim line generates the time sequence problem is not greater than the time length threshold, or the operation of deleting the signal protection line and increasing the signal victim line driving is performed, where the time length when the signal victim line generates the time sequence problem is not greater than the time length threshold, the operation of deleting the signal protection line and increasing the signal victim line driving is performed on the corresponding signal victim line. This process, in combination with increasing signal driven by the victim line, facilitates further optimization of the integrated circuit.
In one embodiment of the present invention, the above-mentioned process of deleting the signal protection line and increasing the signal driven by the victim line for the corresponding signal victim line when the duration of the signal victim line generating the timing problem is not greater than the duration threshold includes, for example, taking the duration threshold to be 1ns, and deleting the signal protection line and increasing the signal driven by the victim line for the corresponding signal victim line when the duration of the signal victim line generating the timing problem is not greater than 1 ns.
In one embodiment of the present invention, the above-described process of increasing the signal driven by the victim line includes that the victim line is implemented by signal transitions due to attack line interference. The influence of the disturbance wire on the victim wire becomes smaller when the driving strength of the victim wire itself is sufficiently large. Increasing the drive strength of the victim wire itself helps to improve the signal transmission quality over the victim wire. After the increase signal is driven by the victim line, the EDA tool is used to retrieve the next signal victim line and analyze the next signal victim line.
FIG. 2 is a schematic diagram of another embodiment of an optimizing apparatus for improving crosstalk of signals after winding of an integrated circuit according to the present invention.
The optimizing device for improving the signal crosstalk after the winding of the integrated circuit in the specific embodiment mainly comprises the following components: the module is used for acquiring at least one signal victim line influenced by signal crosstalk in the integrated circuit by using the EDA tool, and determining the signal victim line to be added with the signal protection line according to a preset signal speed threshold value and a preset length threshold value; a module for adding a signal protection wire to a signal damaged wire of the signal protection wire to be added and for adding a signal protection wire to whether the signal protection wire is successfully analyzed; and a module for performing an operation of increasing an interval between the signal victim line and the signal aggressor line generating the influence of the signal crosstalk or an operation of deleting the signal victim line and increasing the signal victim line drive according to a timing problem generated by the corresponding signal victim line when the signal victim line addition is not smooth.
In a specific embodiment of the present invention, a module for acquiring at least one signal victim line affected by signal crosstalk in an integrated circuit by using an EDA tool, and determining a signal victim line to which a signal protection line needs to be added according to a preset signal speed threshold and a preset length threshold, where the working content of the module further includes acquiring the signal victim line according to a voltage variation amplitude between before the signal line in the integrated circuit is affected by the signal crosstalk and when the signal line in the integrated circuit is affected by the signal crosstalk, and/or acquiring the signal victim line according to an energy generated by the signal crosstalk in the signal line in the integrated circuit during the signal crosstalk. This process captures the signal victim line in order to further add signal protection lines thereto to optimize the integrated circuit.
In a specific embodiment of the present invention, the determining the signal victim line to which the signal protection line needs to be added according to the preset signal speed threshold and the preset length threshold includes determining the signal victim line as the signal victim line to which the signal protection line needs to be added when the signal transmission speed of the signal victim line is greater than the signal speed threshold and the length of the signal victim line is greater than the length threshold. This process captures the signal victim line in order to further add signal protection lines thereto to optimize the integrated circuit.
In a specific embodiment of the present invention, a module for adding a signal protection line to a signal damaged line to which the signal protection line is to be added and analyzing whether the signal protection line is added successfully or not is further provided, and the working content of the module further includes analyzing whether the signal protection line is added successfully or not according to whether a design rule violation condition occurs after the signal protection line is added. The process carries out winding analysis on the integrated circuit added with the protection wire, so that the signal damaged wire which is not smooth to be added with the signal protection wire can be further optimized by adopting other protection measures according to the timing problem.
In a specific embodiment of the present invention, the operation of increasing the interval between the signal victim line and the signal attack line that generates the signal crosstalk effect, or the operation of deleting the signal victim line and increasing the signal victim line drive is performed on the corresponding signal victim line according to the timing problem generated by the corresponding signal victim line when the signal victim line addition is not smooth, and the operation of increasing the interval between the signal victim line and the signal attack line that generates the signal crosstalk effect, or the operation of deleting the signal victim line and increasing the signal victim line drive is performed on the corresponding signal victim line according to the duration of the timing problem generated by the corresponding signal victim line and the preset duration threshold when the signal victim line addition is not smooth. The process performs timing analysis in combination with increasing line-to-line spacing and increasing signal driven by the victim line to facilitate further optimization of the integrated circuit.
In a specific embodiment of the present invention, when the addition of the signal protection line is not smooth, the operation of increasing the interval between the signal victim line and the signal attack line that generates the signal crosstalk effect is performed on the corresponding signal victim line according to the time length of the corresponding signal victim line that generates the timing problem and the preset time length threshold, or the operation of deleting the signal protection line and increasing the signal victim line driving is performed, where the operation of increasing the interval between the signal victim line and the signal attack line that generates the signal crosstalk effect is performed on the corresponding signal victim line when the time length of the signal victim line that generates the timing problem is greater than the time length threshold. This process in combination with increasing the inter-line spacing facilitates further optimization of the integrated circuit.
In a specific embodiment of the present invention, when the addition of the signal protection line is not smooth, the operation of increasing the interval between the signal victim line and the signal attack line that generates the signal crosstalk effect is performed on the corresponding signal victim line according to the time length when the signal victim line generates the time sequence problem is not greater than the time length threshold, or the operation of deleting the signal protection line and increasing the signal victim line driving is performed, where the time length when the signal victim line generates the time sequence problem is not greater than the time length threshold, the operation of deleting the signal protection line and increasing the signal victim line driving is performed on the corresponding signal victim line. This process, in combination with increasing signal driven by the victim line, facilitates further optimization of the integrated circuit.
Through the application of the optimizing device for improving the signal crosstalk after the integrated circuit winding, the EDA tool is utilized to automatically find and select the signal damaged wire, the winding condition analysis and the timing problem analysis are carried out on the basis of adding the signal protection wire, and the integrated circuit is optimized by combining the increase of the line-to-line interval and the increase of the signal damaged wire driving. Therefore, the possibility of crosstalk in the design can be reduced integrally in the early stage of design convergence, and the difficulty of design convergence is reduced.
The optimizing device for improving the signal crosstalk after the winding of the integrated circuit provided by the invention can be used for executing the optimizing method for improving the signal crosstalk after the winding of the integrated circuit described in any embodiment, and the implementation principle and the technical effect are similar and are not repeated here.
In one embodiment of the application, a computer readable storage medium stores computer instructions operable to perform the optimization method described in any of the embodiments for improving signal crosstalk after integrated circuit winding. Wherein the storage medium may be directly in hardware, in a software module executed by a processor, or in a combination of the two.
A software module may reside in RAM memory, flash memory, ROM memory, EPROM memory, EEPROM memory, registers, hard disk, a removable disk, a CD-ROM, or any other form of storage medium known in the art. An exemplary storage medium is coupled to the processor such the processor can read information from, and write information to, the storage medium.
The Processor may be a central processing unit (English: central Processing Unit, CPU for short), other general purpose Processor, digital signal Processor (English: DIGITAL SIGNAL Processor, DSP for short), application specific integrated Circuit (Application SPECIFIC INTEGRATED Circuit, ASIC for short), field programmable gate array (English: field Programmable GATE ARRAY, FPGA for short), or other programmable logic device, discrete gate or transistor logic, discrete hardware components, or any combination thereof. A general purpose processor may be a microprocessor, but in the alternative, the processor may be any conventional processor, controller, microcontroller, or state machine. A processor may also be implemented as a combination of computing devices, e.g., a combination of a DSP and a microprocessor, a plurality of microprocessors, one or more microprocessors in conjunction with a DSP core, or any other such configuration. In the alternative, the storage medium may be integral to the processor. The processor and the storage medium may reside in an ASIC. The ASIC may reside in a user terminal. In the alternative, the processor and the storage medium may reside as discrete components in a user terminal.
In one embodiment of the application, a computer device includes a processor and a memory storing computer instructions, wherein: the processor operates the computer instructions to perform the optimization method described in any of the embodiments to improve signal crosstalk after winding of an integrated circuit.
In the embodiments provided in the present application, it should be understood that the disclosed system and method may be implemented in other manners. For example, the system embodiments described above are merely illustrative, e.g., the partitioning of elements is merely a logical functional partitioning, and there may be additional partitioning in actual implementation, e.g., multiple elements or components may be combined or integrated into another system, or some features may be omitted, or not implemented. Alternatively, the coupling or direct coupling or communication connection shown or discussed with each other may be an indirect coupling or communication connection via some interfaces, devices or units, which may be in electrical, mechanical or other form.
The units described as separate units may or may not be physically separate, and units shown as units may or may not be physical units, may be located in one place, or may be distributed over a plurality of network units. Some or all of the units may be selected according to actual needs to achieve the purpose of the solution of this embodiment.
The foregoing is only illustrative of the present application and is not to be construed as limiting the scope of the application, and all equivalent structural changes made by the present application and the accompanying drawings, or direct or indirect application in other related technical fields, are included in the scope of the present application.
Claims (10)
1. An optimization method for improving signal crosstalk after winding of an integrated circuit, comprising the following steps:
acquiring at least one signal victim line influenced by signal crosstalk in an integrated circuit by using an EDA tool, and determining the signal victim line to which a signal protection line needs to be added according to a preset signal speed threshold value and a preset length threshold value;
adding the signal protection wire to the signal damaged wire of the signal protection wire to be added, and analyzing whether the signal protection wire is added smoothly or not; and
When the signal protection line addition is not smooth, an operation of increasing the interval between the signal victim line and the signal attack line generating the signal crosstalk influence is performed on the corresponding signal victim line according to the time sequence problem generated by the corresponding signal victim line, or an operation of deleting the signal protection line and increasing the signal victim line drive is performed.
2. The method of claim 1, wherein determining the signal victim line to which a signal protection line is to be added based on a signal speed threshold and a length threshold comprises determining the signal victim line as the signal victim line to which a signal protection line is to be added when a signal transfer speed of the signal victim line is greater than the signal speed threshold and a length of the signal victim line is greater than the length threshold.
3. The method of optimizing signal crosstalk after integrated circuit winding of claim 1, wherein said adding to said signal protection line analysis includes,
And analyzing whether the signal protection line addition is successful or not according to whether the design rule violation occurs after the signal protection line addition is completed.
4. The optimizing method for improving crosstalk of signals after integrated circuit winding according to claim 1, wherein when said signal protection line addition is not performed smoothly, performing an operation of increasing a space between said signal victim line and a signal attack line generating an influence of crosstalk of signals on the corresponding signal victim line according to a timing problem generated by the corresponding signal victim line, or performing an operation of deleting said signal protection line and increasing a drive of said signal victim line, comprises,
When the signal protection line addition is not smooth, the operation of increasing the interval between the signal damaged line and the signal attack line generating the signal crosstalk influence is performed on the corresponding signal damaged line according to the time length of generating the time sequence problem of the corresponding signal damaged line and a preset time length threshold value, or the operation of deleting the signal protection line and increasing the signal damaged line drive is performed.
5. The optimizing method for improving crosstalk of signals after integrated circuit winding according to claim 4, wherein when said signal protection line addition is not performed smoothly, performing an operation of increasing an interval between said signal victim line and a signal attack line that generates an influence of crosstalk of signals on the corresponding signal victim line according to a time period in which the corresponding signal victim line generates a timing problem and a preset time period threshold, or performing an operation of deleting said signal protection line and increasing a driving of said signal victim line, comprises,
And when the time length of the time sequence problem generated by the signal victim line is larger than the time length threshold, performing an operation of increasing the interval between the signal victim line and the signal attack line generating the signal crosstalk influence on the corresponding signal victim line.
6. The optimizing method for improving crosstalk of signals after integrated circuit winding according to claim 4, wherein when said signal protection line addition is not performed smoothly, performing an operation of increasing an interval between said signal victim line and a signal attack line generating an influence of crosstalk of signals on the corresponding signal victim line according to a time when the corresponding signal victim line generates a timing problem and a preset time threshold, or performing an operation of deleting said signal protection line and increasing a driving of said signal victim line, comprises,
And when the time length of the time sequence problem generated by the signal damaged line is not more than the time length threshold value, deleting the signal protection line and increasing the signal damaged line driving operation on the corresponding signal damaged line.
7. The method for optimizing signal crosstalk improvement after integrated circuit winding of claim 1, wherein the step of using EDA tools to obtain at least one signal victim line in the integrated circuit that is affected by signal crosstalk comprises,
Acquiring the signal victim line according to the voltage variation amplitude of the signal line in the integrated circuit before being influenced by the signal crosstalk and the signal line in the integrated circuit when being influenced by the signal crosstalk,
And/or acquiring the signal damaged line according to the energy generated by the signal crosstalk in the process that the signal line in the integrated circuit is influenced by the signal crosstalk.
8. An optimization apparatus for improving signal crosstalk after winding of an integrated circuit, comprising:
The device comprises a module, a signal protection circuit and a signal protection circuit, wherein the module is used for acquiring at least one signal victim line influenced by signal crosstalk in an integrated circuit by using an EDA tool and determining the signal victim line to be added with the signal protection line according to a preset signal speed threshold and a preset length threshold;
a module for adding the signal protection wire to the signal damaged wire of the signal protection wire to be added and for adding whether the signal protection wire is successfully analyzed;
And a module for performing an operation of increasing an interval between the signal victim line and a signal attack line generating a signal crosstalk influence or an operation of deleting the signal protection line and increasing the signal victim line drive on the corresponding signal victim line according to a timing problem generated by the corresponding signal victim line when the signal protection line addition is not smooth.
9. A computer readable storage medium storing computer instructions operable to perform the optimization method of any one of claims 1-7 for improving signal crosstalk after integrated circuit winding.
10. A computer device comprising a processor and a memory, the memory storing computer instructions, wherein the processor operates the computer instructions to perform the optimization method of improving signal crosstalk after integrated circuit winding of any of claims 1-7.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202011442073.8A CN112528581B (en) | 2020-12-08 | 2020-12-08 | Optimization method, device and medium for improving signal crosstalk after winding of integrated circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202011442073.8A CN112528581B (en) | 2020-12-08 | 2020-12-08 | Optimization method, device and medium for improving signal crosstalk after winding of integrated circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN112528581A CN112528581A (en) | 2021-03-19 |
| CN112528581B true CN112528581B (en) | 2024-06-04 |
Family
ID=74999785
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202011442073.8A Active CN112528581B (en) | 2020-12-08 | 2020-12-08 | Optimization method, device and medium for improving signal crosstalk after winding of integrated circuit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN112528581B (en) |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6772403B1 (en) * | 2000-04-21 | 2004-08-03 | Hitachi, Ltd. | Crosstalk analysis method, method for designing/manufacturing electronic circuit device by using the same, and recorded medium of electronic circuit library therefor |
| CN104899363A (en) * | 2015-05-27 | 2015-09-09 | 浪潮电子信息产业股份有限公司 | Pin field outgoing design method for improving signal integrity |
| CN110671776A (en) * | 2019-09-23 | 2020-01-10 | 珠海格力电器股份有限公司 | Method, device and equipment for controlling outdoor unit of non-communication air conditioning unit and storage medium |
| CN111008509A (en) * | 2019-10-10 | 2020-04-14 | 苏州浪潮智能科技有限公司 | Method and device for optimizing signal integrity simulation |
| CN111783375A (en) * | 2020-06-30 | 2020-10-16 | Oppo广东移动通信有限公司 | Chip system and related device |
-
2020
- 2020-12-08 CN CN202011442073.8A patent/CN112528581B/en active Active
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6772403B1 (en) * | 2000-04-21 | 2004-08-03 | Hitachi, Ltd. | Crosstalk analysis method, method for designing/manufacturing electronic circuit device by using the same, and recorded medium of electronic circuit library therefor |
| CN104899363A (en) * | 2015-05-27 | 2015-09-09 | 浪潮电子信息产业股份有限公司 | Pin field outgoing design method for improving signal integrity |
| CN110671776A (en) * | 2019-09-23 | 2020-01-10 | 珠海格力电器股份有限公司 | Method, device and equipment for controlling outdoor unit of non-communication air conditioning unit and storage medium |
| CN111008509A (en) * | 2019-10-10 | 2020-04-14 | 苏州浪潮智能科技有限公司 | Method and device for optimizing signal integrity simulation |
| CN111783375A (en) * | 2020-06-30 | 2020-10-16 | Oppo广东移动通信有限公司 | Chip system and related device |
Non-Patent Citations (2)
| Title |
|---|
| 网络间的串扰分析和仿真;张娟利;;兴义民族师范学院学报;20120625(第03期);全文 * |
| 高速电路PCB中串扰的仿真分析与抑制对策;周劲松;;电子世界;20121230(第24期);全文 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN112528581A (en) | 2021-03-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7062737B2 (en) | Method of automated repair of crosstalk violations and timing violations in an integrated circuit design | |
| CN103870461B (en) | Subject recommending method, device and server | |
| US20060190881A1 (en) | Method for estimating propagation noise based on effective capacitance in an integrated circuit chip | |
| JP6457123B2 (en) | Search processing method and device | |
| US20060129960A1 (en) | Layout-driven, area-constrained design optimization | |
| US20150120774A1 (en) | Modified b+ tree node searching method and apparatus | |
| CN105760395A (en) | Data processing method, device and system | |
| Guthaus et al. | Non-uniform clock mesh optimization with linear programming buffer insertion | |
| CN103279516A (en) | Web spider identification method | |
| CN103218416A (en) | Method, device and system for loading database | |
| CN112528581B (en) | Optimization method, device and medium for improving signal crosstalk after winding of integrated circuit | |
| CN104462347A (en) | Keyword classifying method and device | |
| US20080148213A1 (en) | Routing method for reducing coupling between wires of an electronic circuit | |
| CN110399451B (en) | Full-text search engine caching method, system and device based on nonvolatile memory and readable storage medium | |
| WO2015149550A1 (en) | Method and apparatus for determining grades of links within website | |
| CN102647463B (en) | The generation method of Web side navigation, wireless router terminal and system | |
| CN104980311A (en) | Method, device and system for predicting network access | |
| CN104166653B (en) | The triple method for digging and triple excavating gear of website | |
| CN105302909A (en) | Partition deviation calculation based big data retrieval method for network security log system | |
| Wang et al. | Ts-ids algorithm for query selection in the deep web crawling | |
| US6718530B2 (en) | Method and apparatus for analyzing inductive effects in a circuit layout | |
| JP7116382B2 (en) | Method, computer program and apparatus utilizing open address probe barrier | |
| CN110109879B (en) | Method, apparatus and computer readable medium for flushing metadata in a multi-core system | |
| CN112905871A (en) | Hot keyword recommendation method and device, terminal and storage medium | |
| JP2005339282A (en) | Service retrieval device, method and program |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| CB02 | Change of applicant information |
Country or region after: China Address after: A1009, floor 9, block a, No. 9, Shangdi Third Street, Haidian District, Beijing 100085 Applicant after: Beijing Bairui Internet Technology Co.,Ltd. Address before: 7-1-1, building C, 7 / F, building 2-1, No.2, Shangdi Information Road, Haidian District, Beijing 100085 Applicant before: BARROT WIRELESS Co.,Ltd. Country or region before: China |
|
| CB02 | Change of applicant information | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |