CN1124030C - 在数字信号接收器中选择性地转换时钟频率的装置 - Google Patents
在数字信号接收器中选择性地转换时钟频率的装置 Download PDFInfo
- Publication number
- CN1124030C CN1124030C CN99127055A CN99127055A CN1124030C CN 1124030 C CN1124030 C CN 1124030C CN 99127055 A CN99127055 A CN 99127055A CN 99127055 A CN99127055 A CN 99127055A CN 1124030 C CN1124030 C CN 1124030C
- Authority
- CN
- China
- Prior art keywords
- clock frequency
- phase
- locked loop
- signal
- digital signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000000034 method Methods 0.000 abstract description 3
- 238000010586 diagram Methods 0.000 description 6
- 239000000872 buffer Substances 0.000 description 4
- 238000006243 chemical reaction Methods 0.000 description 4
- 230000005236 sound signal Effects 0.000 description 3
- 238000004088 simulation Methods 0.000 description 2
- 238000007906 compression Methods 0.000 description 1
- 230000006835 compression Effects 0.000 description 1
- 238000013144 data compression Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N7/00—Television systems
- H04N7/015—High-definition television systems
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N5/00—Details of television systems
- H04N5/44—Receiver circuitry for the reception of television signals according to analogue transmission standards
- H04N5/46—Receiver circuitry for the reception of television signals according to analogue transmission standards for receiving on more than one standard at will
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/22—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using more than one loop
- H03L7/23—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using more than one loop with pulse counters or frequency dividers
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
- H04N21/40—Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
- H04N21/41—Structure of client; Structure of client peripherals
- H04N21/426—Internal components of the client ; Characteristics thereof
- H04N21/42607—Internal components of the client ; Characteristics thereof for processing the incoming bitstream
- H04N21/4263—Internal components of the client ; Characteristics thereof for processing the incoming bitstream involving specific tuning arrangements, e.g. two tuners
- H04N21/42638—Internal components of the client ; Characteristics thereof for processing the incoming bitstream involving specific tuning arrangements, e.g. two tuners involving a hybrid front-end, e.g. analog and digital tuners
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
- H04N21/40—Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
- H04N21/43—Processing of content or additional data, e.g. demultiplexing additional data from a digital video stream; Elementary client operations, e.g. monitoring of home network or synchronising decoder's clock; Client middleware
- H04N21/4302—Content synchronisation processes, e.g. decoder synchronisation
- H04N21/4305—Synchronising client clock from received content stream, e.g. locking decoder clock with encoder clock, extraction of the PCR packets
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
- H04N21/40—Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
- H04N21/43—Processing of content or additional data, e.g. demultiplexing additional data from a digital video stream; Elementary client operations, e.g. monitoring of home network or synchronising decoder's clock; Client middleware
- H04N21/44—Processing of video elementary streams, e.g. splicing a video clip retrieved from local storage with an incoming video stream or rendering scenes according to encoded video stream scene graphs
- H04N21/4402—Processing of video elementary streams, e.g. splicing a video clip retrieved from local storage with an incoming video stream or rendering scenes according to encoded video stream scene graphs involving reformatting operations of video signals for household redistribution, storage or real-time display
- H04N21/440218—Processing of video elementary streams, e.g. splicing a video clip retrieved from local storage with an incoming video stream or rendering scenes according to encoded video stream scene graphs involving reformatting operations of video signals for household redistribution, storage or real-time display by transcoding between formats or standards, e.g. from MPEG-2 to MPEG-4
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N7/00—Television systems
- H04N7/01—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level
- H04N7/0117—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level involving conversion of the spatial resolution of the incoming video signal
- H04N7/0122—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level involving conversion of the spatial resolution of the incoming video signal the input and the output signals having different aspect ratios
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Synchronizing For Television (AREA)
Abstract
一种在数字信号接收器中选择性地转换时钟频率的装置,包括:第一锁相环(PLL);第二锁相环;切换部分,按照预定控制信号从一个所述锁相环中选择时钟频率;控制器,控制切换部分,以选择和输出对应于输入数字信号的帧速率的时钟频率。所述帧速率被检测,并且对应于检测后的帧速率的时钟频率仅被提供到用于相应信号处理的块。此外,当输入模拟NTSC信号时,相应时钟频率仅被提供到与相应信号处理有关的块。因此可防止视频信号处理中的遗漏和冗余。
Description
技术领域
本发明涉及一种数字信号接收器,尤其涉及一种在数字信号接收器中选择性地转换时钟频率的装置,用于检测输入信号的帧速率并且提供对应于帧速率的时钟频率。
背景技术
在数字电视(TV)广播中,从广播电台发射到TV接收器的信号是数字信号,并且在TV中的信号也是数字信号,因此与使用模拟信号时的情况相比,会取得清楚的图象和清晰的声音。数字TV可利用18种视频广播标准中的一种来提供图象,这18种视频广播标准的范围为从具有与传统模拟NTSC(National Television System Committee,国家电视***委员会)制式相同的640×480的分辨率的标准TV(SDTV)制式,到具有七倍于SDTV制式的1920×1080的分辩率的高清晰度电视(HDTV)制式。并且数字TV采用DOLBYAC-3制式来产生清晰的立体声。
数字TV还利用了高效的数据压缩技术,其压缩率高于50∶1,因此广播电台可以提供更多的信道。而且,因为数字TV也支持双向传输,所以数字TV可提供与模拟TV完全不同的服务。
图1是数字TV接收器的方框图。图1中的数字TV接收器包括天线100、调谐器102、中频(IF)模块104、信道解码器106、传输流(transport stream,TS)解码器108、音频解码器110、音频信号处理器112、扬声器114、视频解码器116、在屏图形混合器(on-screen graphic mixer,OSGM)118、视频信号处理器120、阴极射线管(cathode ray tube,CRT)122和微处理器124。
调谐器102在微处理器124的控制下,从通过天线接收的广播信号中选择一个射频(radio frequency,RF)信道。IF模块104从调谐器102接收IF频率并将该IF信号转换成基带信号。信道解码器106对来自IF模块104的基带信号进行信道解码以便生成数据位流。TS解码器108从信道解码器106的数据位流中分离音频数据、视频数据和附加数据。音频解码器110按照MPEG标准或Dolby AC-3标准接收音频数据并解码该音频数据,音频信号处理器112将解码的音频信号输出到扬声器114中。
视频解码器116按照MPEG标准接收来自TS解码器108的视频数据并且解码该视频数据,而OSGM118在微处理器124的控制下将OSG数据和解码的视频数据进行混合。视频信号处理器120接收来自OSGM118的信号、处理该信号并且将处理后的信号输出到CRT 122。
具有以上结构的数字TV接收器可以有用于模拟信号的额外的调谐器。美国电视***委员会(American Television System Committee,ATSC)标准是一种数字广播制式,它采用用于数字信号的各种帧速率,包括60Hz、59.94Hz、30Hz、29.97Hz、24Hz和23.97Hz。因此,有必要按照帧速率选择性地转换时钟频率,从而防止信号处理中的遗漏或冗余(omission or redundancy)。
发明内容
本发明的一个目的是提供一种在数字信号接收器中选择性地转换时钟频率的装置,它能提供基于帧速率的时钟频率。
为达到本发明的以上目的,提供了一种在数字信号接收器中选择性地转换时钟频率的装置,包括:第一锁相环(PLL),用于产生第一时钟频率,和第二锁相环,用于产生第二时钟频率,其特征在于:所述第一锁相环和所述第二锁相环并联;切换部分,用于按照预定控制信号从所述第一和第二锁相环中的一个锁相环中选择一时钟频率;及控制器,用于控制所述切换部分,以便选择和输出对应于输入数字信号的帧速率的时钟频率。
最好,第一锁相环产生74.25MHz的时钟频率而第二锁相环产生74.175MHz的时钟频率。最好,当输入数字信号的帧速率60Hz、30Hz或24Hz时,控制器控制切换部分从第一锁相环中选择时钟频率,而当输入数字信号的帧速率是59.94Hz、29.97Hz或23.97Hz时,控制器控制切换部分从第二锁相环中选择时钟频率。
附图说明
通过参照附图详细描述本发明的优选实施例,本发明的以上目的将会更明白,附图中:
图1是数字电视(TV)接收器的方框图;
图2是按照本发明的具有时钟频率转换装置的数字TV接收器的方框图;及
图3是图2的锁相环(PLL)的详细电路图。
具体实施方式
在图2中,显示了按照本发明的具有时钟频率转换装置的数字信号接收器,标号200代表转输流(TS)解码器、标号202代表视频解码器、标号204代表模数转换器(analog-to-digital converter,ADC)、标号206代表格式转换器、标号208代表锁相环(PLL)、标号210代表缓冲器、标号212代表控制器、标号214代表在屏图形混合器(OSGM),以及标号216代表振荡器(OSC)。
ADC 204将NTSC信号转换成数字信号。格式转换器206将来自视频解码器202的视频数据VIDEO(视频)和来自ADC 204的视频数据VIDEO转换成预定显示格式。PLL 208包括产生不同时钟频率的第一和第二PLL,并且输出在控制器212的控制下选择的时钟频率。
控制器212检测来自格式转换器206的帧速率并且控制PLL 208,以使对应于检测帧速率的时钟频率从PLL 208输出。另外,当模拟NTSC信号输入时,控制器212控制连接到PLL 208的缓冲器210,以使时钟频率仅被施加到与模拟NTSC信号的处理有关的块上。也就是说,当视频数据通过ADC 204被接收时,没有必要将时钟频率CLOCK(时钟)提供到视频解码器202。因此,控制器212控制缓冲器210,以使时钟频率仅被施加给格式转换器206和OSGM214。
图3是图2的PLL 208的详细电路图。如图3所示,PLL 208包括第一PLL 208a、第二PLL 208b和切换部分208c。第一PLL 208a包括相位比较器302、低通滤波器(LPF)304、电压控制振荡器(voltage controlled oscillator,VCO)306和1/N的分频器308。第二PLL 208b包括相位比较器402、低通滤波器(LPF)404、VCO 406和1/N分频器408。在这个实施例中,第一PLL 208a产生74.25MHz的时钟频率以及第二PLL 208b产生74.175MHz的时钟频率。切换部分208c根据控制器212输出的选择信号选择性地输出74.25MHz或74.175MHz的时钟频率。
根据ATSC标准,包括60Hz、59.94Hz、30Hz、29.94Hz、24Hz和23.97Hz的数字信号的各种帧速率被分成两组中的一组:第一组包括60Hz、30Hz和24Hz,而第二组包括59.94Hz、29.94Hz和23.97Hz。
当输入数字信号具有包括在第一组中的帧速率时,控制器212控制切换部分208c,以便从第一PLL 208a选择性地输出74.25MHz的时钟频率。其中,当输入数字信号具有包括在第二组中的帧速率时,控制器212控制切换部分208c,以便从第二PLL 208b选择性地输出74.175MHz的时钟频率。
而且,当具有包括在第二组中的59.94Hz的NTSC信号通过ADC 204被输入时,控制器212控制切换部分208c,以便从第二PLL 208b选择74.175MHz的时钟频率。在这种情况下,视频解码器202没有运作。因此,控制器212控制缓冲器210,以便阻止(block)将时钟频率CLOCK提供到视频解码器202,从而使时钟频率CLOCK仅被提供到格式转换器206和OSGM 214。
正如以上的描述,输入数字信号的帧速率被检测,并且对应于检测后的帧速率的时钟频率仅被提供到用于相应信号处理的块。此外在输入模拟NTSC信号的情况下,相应的时钟频率仅被提供到用于相应信号处理的块。因此,可防止在视频信号处理中的遗漏或冗余。
虽然上面已参照本发明的优选实施例对本发明进行了特定的图示和描述,但应当理解,在不偏离由附属权利要求书所确定的本发明的精神和范围的情况下,可由本领域普通技术人员对本发明的形式和细节进行各种修改。
Claims (3)
1.一种在数字信号接收器中选择性地转换时钟频率的装置,包括:第一锁相环(PLL),用于产生第一时钟频率,和第二锁相环,用于产生第二时钟频率,其特征在于:
所述第一锁相环和所述第二锁相环并联;
切换部分,用于按照预定控制信号从所述第一和第二锁相环中的一个锁相环中选择一时钟频率;及
控制器,用于控制所述切换部分,以便选择和输出对应于输入数字信号的帧速率的时钟频率。
2.如权利要求1所述的装置,其中所述第一锁相环产生74.25MHz的时钟频率,而所述第二锁相环产生74.175MHz的时钟频率。
3.如权利要求1所述的装置,其中当所述输入数字信号的帧速率是60Hz、30Hz或24Hz时,所述控制器控制所述切换部分,以便从所述第一锁相环选择时钟频率,而当所述输入数字信号的帧速率是59.94Hz、29.97Hz或23.97Hz时,所述控制器控制所述切换部分,以便从所述第二锁相环选择时钟频率。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR19980059415A KR100281885B1 (ko) | 1998-12-28 | 1998-12-28 | 디지털 신호 수신장치의 클럭 주파수 변환장치 |
KR59415/1998 | 1998-12-28 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1258991A CN1258991A (zh) | 2000-07-05 |
CN1124030C true CN1124030C (zh) | 2003-10-08 |
Family
ID=36102003
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN99127055A Expired - Fee Related CN1124030C (zh) | 1998-12-28 | 1999-12-24 | 在数字信号接收器中选择性地转换时钟频率的装置 |
Country Status (3)
Country | Link |
---|---|
US (1) | US7023485B1 (zh) |
KR (1) | KR100281885B1 (zh) |
CN (1) | CN1124030C (zh) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101277405B (zh) * | 2007-03-31 | 2013-03-27 | 索尼德国有限责任公司 | 用于处理输入信号的电路和方法 |
Families Citing this family (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100741764B1 (ko) * | 2000-01-12 | 2007-07-24 | 엘지전자 주식회사 | 디지털 티브이의 프레임 레이트 검출 장치 및 그 방법 |
US7460865B2 (en) | 2003-06-18 | 2008-12-02 | Fisher-Rosemount Systems, Inc. | Self-configuring communication networks for use with process control systems |
JP4871494B2 (ja) * | 2004-03-31 | 2012-02-08 | パナソニック株式会社 | 映像信号処理装置 |
US7747237B2 (en) * | 2004-04-09 | 2010-06-29 | Skyworks Solutions, Inc. | High agility frequency synthesizer phase-locked loop |
KR100622351B1 (ko) * | 2005-01-07 | 2006-09-19 | 삼성전자주식회사 | 비디오 화소 클록 생성방법 및 이를 이용한 비디오 화소클록 생성장치 |
US8160574B1 (en) | 2005-06-17 | 2012-04-17 | Fisher-Rosemount Systems, Inc. | Wireless architecture utilizing geo-referencing |
CN101056370B (zh) * | 2006-04-14 | 2011-02-02 | 凌阳科技股份有限公司 | 输出数字音视频广播数据的方法与数字音视频广播接收盒 |
AU2006345610C1 (en) * | 2006-05-25 | 2011-07-28 | Korea Research Institute Of Standards And Science | Method for providing self-surviving clock to be synchronized with a timecast in commercial broadcasting |
JP5019419B2 (ja) * | 2006-07-07 | 2012-09-05 | ルネサスエレクトロニクス株式会社 | 表示データ受信回路及び表示パネルドライバ |
KR101626990B1 (ko) * | 2010-02-26 | 2016-06-02 | 엘지전자 주식회사 | 영상표시기기에서 입력 신호 제어 방법 및 그 방송 수신기 |
KR101977016B1 (ko) | 2011-12-30 | 2019-05-13 | 삼성전자 주식회사 | 방송 수신 시스템의 프론트 엔드 집적회로, 이를 포함하는 방송 수신 시스템, 및 이의 동작 방법 |
CN102724383A (zh) * | 2012-05-23 | 2012-10-10 | 常州芯奇微电子科技有限公司 | 多格式视频信号处理装置 |
KR20160044144A (ko) * | 2014-10-14 | 2016-04-25 | 삼성디스플레이 주식회사 | 표시장치 및 그것의 구동 방법 |
KR102452154B1 (ko) | 2015-10-27 | 2022-10-07 | 삼성전자주식회사 | 영상 처리 장치 및 이를 포함하는 표시 시스템 |
CN115668341A (zh) * | 2021-01-05 | 2023-01-31 | 京东方科技集团股份有限公司 | 图像传输装置及其控制方法、图像传输***及显示装置 |
Family Cites Families (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60100887A (ja) * | 1983-11-07 | 1985-06-04 | Sony Corp | テレビジヨン受像機 |
JPH06292148A (ja) * | 1993-03-30 | 1994-10-18 | Sony Corp | 倍速映像表示装置 |
KR0129215B1 (ko) * | 1993-05-18 | 1998-04-18 | 구자홍 | 티브이 일체형 브이씨알 |
KR950012664B1 (ko) * | 1993-08-18 | 1995-10-19 | 엘지전자주식회사 | 1050라인 비월주사식 모니터 디스플레이 영상포맷을 갖는 에치디티브이(hdtv)수신장치 |
JP3603364B2 (ja) * | 1994-11-14 | 2004-12-22 | ソニー株式会社 | ディジタルデータ記録/再生装置及び方法 |
US5638112A (en) * | 1995-08-07 | 1997-06-10 | Zenith Electronics Corp. | Hybrid analog/digital STB |
WO1997013362A1 (en) * | 1995-09-29 | 1997-04-10 | Matsushita Electric Industrial Co., Ltd. | Method and device for encoding seamless-connection of telecine-converted video data |
US6310922B1 (en) * | 1995-12-12 | 2001-10-30 | Thomson Consumer Electronics, Inc. | Method and apparatus for generating variable rate synchronization signals |
KR0177111B1 (ko) * | 1996-02-24 | 1999-05-01 | 김광호 | Tv 및 모니터 겸용의 광폭 수신기의 화면 종횡비 변환 제어 장치 |
EP0794525B1 (en) * | 1996-03-06 | 2003-07-23 | Matsushita Electric Industrial Co., Ltd. | Pixel conversion apparatus |
JP3617573B2 (ja) * | 1996-05-27 | 2005-02-09 | 三菱電機株式会社 | フォーマット変換回路並びに該フォーマット変換回路を備えたテレビジョン受像機 |
JPH1028256A (ja) * | 1996-07-11 | 1998-01-27 | Matsushita Electric Ind Co Ltd | 映像信号変換装置とテレビジョン信号処理装置 |
KR100225072B1 (ko) * | 1996-12-18 | 1999-10-15 | 윤종용 | 포멧 콘버터 |
US5999220A (en) * | 1997-04-07 | 1999-12-07 | Washino; Kinya | Multi-format audio/video production system with frame-rate conversion |
JP3815854B2 (ja) * | 1997-06-20 | 2006-08-30 | 富士通株式会社 | ディジタルpll回路およびmpegデコーダ |
US6118486A (en) * | 1997-09-26 | 2000-09-12 | Sarnoff Corporation | Synchronized multiple format video processing method and apparatus |
US6353460B1 (en) * | 1997-09-30 | 2002-03-05 | Matsushita Electric Industrial Co., Ltd. | Television receiver, video signal processing device, image processing device and image processing method |
KR100249232B1 (ko) * | 1997-12-31 | 2000-03-15 | 구자홍 | 디티브이의 영상 표시용 클럭 및 동기신호 발생장치 |
EP0935385A3 (en) * | 1998-02-04 | 2002-06-19 | Hitachi, Ltd. | Decoder device and receiver using the same |
US6108046A (en) * | 1998-06-01 | 2000-08-22 | General Instrument Corporation | Automatic detection of HDTV video format |
JP2000338925A (ja) * | 1999-05-28 | 2000-12-08 | Alps Electric Co Ltd | 映像表示装置 |
-
1998
- 1998-12-28 KR KR19980059415A patent/KR100281885B1/ko not_active IP Right Cessation
-
1999
- 1999-12-24 CN CN99127055A patent/CN1124030C/zh not_active Expired - Fee Related
- 1999-12-28 US US09/472,869 patent/US7023485B1/en not_active Expired - Fee Related
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101277405B (zh) * | 2007-03-31 | 2013-03-27 | 索尼德国有限责任公司 | 用于处理输入信号的电路和方法 |
Also Published As
Publication number | Publication date |
---|---|
US7023485B1 (en) | 2006-04-04 |
CN1258991A (zh) | 2000-07-05 |
KR20000043102A (ko) | 2000-07-15 |
KR100281885B1 (ko) | 2001-02-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN1124030C (zh) | 在数字信号接收器中选择性地转换时钟频率的装置 | |
EP0806867B1 (en) | Video signal processing apparatus | |
JP4724734B2 (ja) | フォーマット変換を実行する装置 | |
US5530484A (en) | Image scanning format converter suitable for a high definition television system | |
JP2002125158A (ja) | デジタルテレビチャネルサーフィンシステム | |
JPH02237280A (ja) | 標準/高品位テレビジョン受信装置 | |
CN1234241C (zh) | 数字视频***及其控制方法 | |
US20060268169A1 (en) | Method for video processing, video processor, video processing system and control method thereof | |
US5953075A (en) | Video signal processing apparatus with means for magnifying and processing a picture image correspondingly to video signals | |
US20040252562A1 (en) | Set top box capable of performing wireless transmission | |
CN101022548B (zh) | 在具有数字广播接收器的终端中处理数据的方法 | |
KR0177111B1 (ko) | Tv 및 모니터 겸용의 광폭 수신기의 화면 종횡비 변환 제어 장치 | |
KR100442286B1 (ko) | 디지털 방송 수신기의 색재현 오차 보상 장치 및 방법 | |
CN1723444A (zh) | 在固定速率取样模式下使用同步取样设计的方法 | |
US20060285018A1 (en) | Video processing apparatus | |
KR960008058B1 (ko) | 영상 기기의 영상 정지 장치 | |
KR19990056393A (ko) | 다수 채널을 동시에 수신하는 디지털 수신기의 오디오/비디오동기화 회로 및 그 방법 | |
JPH0630359A (ja) | 高精細度テレビジョン信号処理装置 | |
CN2733784Y (zh) | 电视机的计算机接口多格式自动跟踪电路 | |
JP3128288B2 (ja) | テレビジョン受像機 | |
KR960001151B1 (ko) | 영상 기기의 동영상 정지 장치 | |
CN1378669A (zh) | 用于隔离电视接收机中iic总线和调谐器的方法和设备 | |
JP2001045372A (ja) | マルチ周波数レートスイッチおよびそれを備える画像切換装置 | |
KR19980038781A (ko) | 적응적인 고선명 텔레비젼용 영상신호 처리시스템 | |
MXPA96001881A (en) | Automatic converter of image examination format with switching without cost |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C06 | Publication | ||
PB01 | Publication | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20031008 Termination date: 20171224 |
|
CF01 | Termination of patent right due to non-payment of annual fee |