CN112363355A - Array substrate, display panel and electronic equipment - Google Patents
Array substrate, display panel and electronic equipment Download PDFInfo
- Publication number
- CN112363355A CN112363355A CN202011267680.5A CN202011267680A CN112363355A CN 112363355 A CN112363355 A CN 112363355A CN 202011267680 A CN202011267680 A CN 202011267680A CN 112363355 A CN112363355 A CN 112363355A
- Authority
- CN
- China
- Prior art keywords
- color
- array substrate
- layer
- substrate
- edge
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/136227—Through-hole connection of the pixel electrode to the active element through an insulation layer
Landscapes
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Mathematical Physics (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- General Physics & Mathematics (AREA)
- Optics & Photonics (AREA)
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
Abstract
The embodiment of the application discloses array substrate, display panel and electronic equipment, wherein, this array substrate includes: a first substrate base plate; the switch array layer is arranged on the first substrate base plate; the switch array layer includes a plurality of switch elements; the color resistance layer is arranged on the switch array layer; the color resistance layer comprises a plurality of color film color resistances; a via hole is formed in the color resistor of the color film; the transparent conducting layer is arranged in the through hole and on part of the color resistance layer; the transparent conductive layer includes a plurality of pixel electrodes; the pixel electrodes respectively correspond to the color film color resistors and the switch elements; the minimum distance between two adjacent via holes is larger than the preset distance. The array substrate, the display panel and the electronic equipment can improve the uniformity of film thickness.
Description
Technical Field
The application relates to the technical field of display, in particular to an array substrate, a display panel and electronic equipment.
Background
A coa (color Filter on array) substrate, i.e. a color Filter film is fabricated on an array substrate, usually a via hole is fabricated on the color Filter film to connect a pixel electrode and a switching element below the pixel electrode.
However, at present, the distance between the via holes on two adjacent color film color resistors is short, which easily causes a short circuit between the pixel electrodes corresponding to the two color film color resistors, and further causes the diffusion of the alignment film to be uneven, resulting in uneven film thickness.
Disclosure of Invention
The embodiment of the application provides an array substrate, a display panel and electronic equipment, which can enable an alignment film to be uniformly diffused and improve the uniformity of the film thickness.
The embodiment of the application provides an array substrate, it includes:
a first substrate base plate;
the switch array layer is arranged on the first substrate base plate; the switch array layer includes a plurality of switch elements;
the color resistance layer is arranged on the switch array layer; the color resistance layer comprises a plurality of color film color resistances; a via hole is formed in the color resistor of the color film;
the transparent conducting layer is arranged in the through hole and on part of the color resistance layer; the transparent conductive layer includes a plurality of pixel electrodes; the pixel electrodes respectively correspond to the color film color resistors and the switch elements;
the minimum distance between two adjacent via holes is larger than the preset distance.
The embodiment of the application provides a display panel, which comprises the array substrate.
The invention also provides electronic equipment which comprises the display panel.
The array substrate, the display panel and the electronic device comprise a first substrate; the switch array layer is arranged on the first substrate base plate; the switch array layer includes a plurality of switch elements; the color resistance layer is arranged on the switch array layer; the color resistance layer comprises a plurality of color film color resistances; a via hole is formed in the color resistor of the color film; the transparent conducting layer is arranged in the through hole and on part of the color resistance layer; the transparent conductive layer includes a plurality of pixel electrodes; the pixel electrodes respectively correspond to the color film color resistors and the switch elements; the minimum distance between every two adjacent via holes is larger than a preset distance; the minimum distance between two adjacent via holes is larger than the preset distance; therefore, short circuit between the pixel electrodes corresponding to the two via holes can be avoided, uneven diffusion of the alignment film is avoided, and the uniformity of the film thickness is improved.
Drawings
In order to more clearly illustrate the technical solutions in the embodiments of the present application, the drawings needed to be used in the description of the embodiments are briefly introduced below, and it is obvious that the drawings in the following description are only some embodiments of the present application, and it is obvious for those skilled in the art to obtain other drawings based on these drawings without creative efforts.
FIG. 1 is a top view of a prior art color resist layer.
Fig. 2 is a schematic cross-sectional view of an array substrate according to an embodiment of the present application.
Fig. 3 is a top view of a color resist layer according to an embodiment of the present disclosure.
Fig. 4 is a top view of a via provided in another embodiment of the present application.
Fig. 5 is a top view of a via provided in accordance with yet another embodiment of the present application.
Fig. 6 is a top view of a via provided in accordance with yet another embodiment of the present application.
Fig. 7 is a schematic cross-sectional view of a display panel according to an embodiment of the present application.
Fig. 8 is a schematic structural diagram of an electronic device according to an embodiment of the present application.
Detailed Description
The technical solutions in the embodiments of the present application will be clearly and completely described below with reference to the drawings in the embodiments of the present application. It is to be understood that the embodiments described are only a few embodiments of the present application and not all embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present application.
Furthermore, the terms "first", "second" and "first" are used for descriptive purposes only and are not to be construed as indicating or implying relative importance or implicitly indicating the number of technical features indicated. Thus, features defined as "first", "second", may explicitly or implicitly include one or more of the described features. In the description of the present application, "a plurality" means two or more unless specifically limited otherwise.
In the description of the present application, it is to be noted that, unless otherwise explicitly specified or limited, the terms "mounted," "connected," and "connected" are to be construed broadly, e.g., as meaning either a fixed connection, a removable connection, or an integral connection; may be mechanically connected, may be electrically connected or may be in communication with each other; either directly or indirectly through intervening media, either internally or in any other relationship. The specific meaning of the above terms in the present application can be understood by those of ordinary skill in the art as appropriate.
As shown in fig. 1, the conventional array substrate includes: the color resistance layer (not shown in the figure) comprises a plurality of color film color resistors 11, through holes 111 are formed in the color film color resistors 11, the overlooking shapes of the through holes 111 are rectangular, and the distance between every two adjacent through holes 111 is short.
Referring to fig. 2 to 3, fig. 2 is a top view of an array substrate according to an embodiment of the present disclosure.
As shown in fig. 2, the array substrate 101 of the present embodiment includes a first substrate 10, a switch array layer 20, a color resistance layer 30, and a transparent conductive layer 40.
Wherein the first substrate 10 may be a glass substrate or a flexible substrate. The material of the first substrate 10 includes one or more of glass, silicon dioxide, polyethylene, polypropylene, polystyrene, polylactic acid, polyethylene terephthalate, polyimide, and polyurethane.
The switch array layer 20 is arranged on the first substrate base plate 10; the switch array layer 20 includes a plurality of switch elements T1; in one embodiment, the switch array layer 20 includes a semiconductor layer, a gate insulating layer, a gate electrode, a first insulating layer, a second metal layer, a second insulating layer, and a planarization layer. The second metal layer includes a source and a drain. Of course, it is understood that the structure of the switch array layer is not limited thereto. The material of the semiconductor layer includes at least one of IGZO, IGZTO, and ITZO. The material of the gate insulating layer may include SiO2SiNx and Al2O3One or more of (a). The first insulating layer, the second insulating layer, and the planarization layer may be the same material as the gate insulating layer. The material of the grid electrode and the second metal layer can comprise copper, molybdenum,Titanium and/or aluminum.
Referring to fig. 3, the color resistance layer 30 is disposed on the switch array layer 20; the color resistance layer 30 comprises a plurality of color film color resistances 31; a via hole 201 is formed in the color film color resistor 31; for example, the color resist layer 30 may include a red color film, a green color film, a blue color film, and the like. For example, the left color filter color resist 31 in fig. 2 represents a red color filter, and the right color filter color resist 31 represents a green color filter.
The transparent conductive layer 40 is arranged in the through hole 201 and on part of the color resistance layer 30; the transparent conductive layer 40 includes a plurality of pixel electrodes 41; the pixel electrode 41 corresponds to the color filter resistor 31 and the switching element T1, respectively; in a preferred embodiment, the pixel electrodes 41 correspond to the color filters 31 and the switching elements T1 one to one.
The minimum distance d between two adjacent via holes 201 is greater than a preset distance, and the preset distance is used for preventing the pixel electrodes in the two via holes from being short-circuited.
In an embodiment, in order to further increase the pitch between two vias, the orthographic projection area of the via 201 on the first substrate 10 is smaller than a preset area. That is, the area of the via 201 in a plan view is smaller than a predetermined area, for example, the area of the via in the prior art in a plan view, or the predetermined area is the area of the via in fig. 1, that is, the area of a rectangle.
In an embodiment, as shown in fig. 3, an orthographic projection shape of the via 201 on the first substrate 10 includes a setting edge 311 and a preset edge 312, the setting edge 311 is close to one side of the via adjacent to the setting edge 311, and the setting edge 311 is disposed obliquely with respect to the preset edge 312. The preset edge 311 is adjacent to the set edge 312. In one embodiment, as shown in fig. 3, the setting edge 311 is located on one of two sides of the via 201. In another embodiment, as shown in fig. 4, the setting edge 311 is located on each of two sides of the via 201.
In another embodiment, as shown in fig. 5, in order to further increase the distance between two vias, the orthographic shape of the via 201 on the first substrate board 10 has a set edge 311, and the set edge 311 is arc-shaped. The setting edge 311 is disposed at one side of the via 201. As shown in fig. 6, the setting edge 311 is disposed on both sides of the via hole 201.
Wherein the orthogonal projection shape of the via 201 on the first substrate base plate 10 includes at least one of a pentagon, a hexagon, an octagon, a trapezoid, and a triangle. The shape of the via 201 may be the shape shown in fig. 6, and the orthogonal projection shape of the via 201 on the first substrate 10 may not be a square or a rectangle, and it is understood that the planar shape of the via is not particularly limited thereto.
As shown in fig. 7, an embodiment of the present application further provides a display panel 100, which includes the array substrate 101, and may further include a second substrate 50, wherein a liquid crystal layer (not shown) is located between the first substrate 101 and the second substrate 50, and the second substrate 50 may include a second substrate, a plurality of black matrixes, and a second common electrode, and the second common electrode is located on the black matrixes.
Referring to fig. 8, fig. 8 is a schematic structural diagram of an electronic device according to an embodiment of the present disclosure. The electronic device 200 may include a display panel 100, a control circuit 60, and a housing 70. It should be noted that the electronic device 200 shown in fig. 8 is not limited to the above, and the electronic device 200 may further include other devices, such as an antenna structure, a fingerprint unlocking module, and the like.
The display panel 100 is disposed on the housing 70.
In some embodiments, the display panel 100 may be fixed to the housing 70, and the display panel 100 and the housing 70 form a closed space to accommodate the control circuit 60 and the like.
In some embodiments, the housing 70 may be made of a flexible material, such as a plastic housing or a silicone housing.
The control circuit 60 is installed in the housing 70, the control circuit 60 may be a motherboard of the electronic device 200, and one, two or more functional components of a battery, an antenna structure, a microphone, a speaker, an earphone interface, a universal serial bus interface, a camera, a distance sensor, an ambient light sensor, a receiver, a processor, and the like may be integrated on the control circuit 60.
The display panel 100 is mounted in the housing 70, and the display panel 100 is electrically connected to the control circuit 60 to form a display surface of the electronic device 200. The display panel 100 may include a display area and a non-display area. The display area may be used to display a screen of the electronic device 200 or provide a user with touch control. The non-display area may be used to set various functional components.
The electronic device includes, but is not limited to, a mobile phone, a tablet computer, a computer monitor, a game machine, a television, a display screen, a wearable device, and other life appliances or household appliances with display functions.
The array substrate, the display panel and the electronic device comprise a first substrate; the switch array layer is arranged on the first substrate base plate; the switch array layer includes a plurality of switch elements; the color resistance layer is arranged on the switch array layer; the color resistance layer comprises a plurality of color film color resistances; a via hole is formed in the color resistor of the color film; the transparent conducting layer is arranged in the through hole and on part of the color resistance layer; the transparent conductive layer includes a plurality of pixel electrodes; the pixel electrodes respectively correspond to the color film color resistors and the switch elements; the minimum distance between every two adjacent via holes is larger than a preset distance; the minimum distance between two adjacent via holes is larger than the preset distance; therefore, short circuit between the pixel electrodes corresponding to the two via holes can be avoided, uneven diffusion of the alignment film is avoided, and the uniformity of the film thickness is improved.
The array substrate, the display panel and the electronic device provided in the embodiments of the present application are described in detail above, and the principles and embodiments of the present application are described herein using specific examples, and the description of the embodiments above is only used to help understanding the present application. Meanwhile, for those skilled in the art, according to the idea of the present application, there may be variations in the specific embodiments and the application scope, and in summary, the content of the present specification should not be construed as a limitation to the present application.
Claims (10)
1. An array substrate, comprising:
a first substrate base plate;
the switch array layer is arranged on the first substrate base plate; the switch array layer includes a plurality of switch elements;
the color resistance layer is arranged on the switch array layer; the color resistance layer comprises a plurality of color film color resistances; a via hole is formed in the color resistor of the color film;
the transparent conducting layer is arranged in the through hole and on part of the color resistance layer; the transparent conductive layer includes a plurality of pixel electrodes; the pixel electrodes respectively correspond to the color film color resistors and the switch elements;
the minimum distance between two adjacent via holes is larger than the preset distance.
2. The array substrate of claim 1,
the orthographic projection area of the via hole on the first substrate base plate is smaller than a preset area.
3. The array substrate of claim 1,
the orthographic projection shape of the via hole on the first substrate base plate comprises a set edge and a preset edge, the preset edge is adjacent to the set edge, the set edge is close to one side of the via hole adjacent to the set edge, and the set edge is inclined relative to the preset edge.
4. The array substrate of claim 1,
the orthographic projection shape of the via hole on the first substrate base plate is provided with a set edge, the set edge is close to one side of the via hole adjacent to the set edge, and the set edge is arc-shaped.
5. The array substrate of claim 1,
the setting edge is positioned on one of two sides of the through hole.
6. The array substrate of claim 1,
the setting edge is located at each of both sides of the via hole.
7. The array substrate of claim 1,
the orthogonal projection shape of the via hole on the first substrate base plate comprises at least one of a pentagon, a hexagon, an octagon, a trapezoid and a triangle.
8. The array substrate of claim 1,
the pixel electrodes are respectively in one-to-one correspondence with the color film color resistors and the switch elements.
9. A display panel, comprising: the array substrate of any one of claims 1 to 8.
10. An electronic device characterized by comprising the display panel according to claim 9.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202011267680.5A CN112363355A (en) | 2020-11-13 | 2020-11-13 | Array substrate, display panel and electronic equipment |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202011267680.5A CN112363355A (en) | 2020-11-13 | 2020-11-13 | Array substrate, display panel and electronic equipment |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN112363355A true CN112363355A (en) | 2021-02-12 |
Family
ID=74515489
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202011267680.5A Pending CN112363355A (en) | 2020-11-13 | 2020-11-13 | Array substrate, display panel and electronic equipment |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN112363355A (en) |
Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104699351A (en) * | 2015-04-01 | 2015-06-10 | 上海天马微电子有限公司 | Array substrate, touch display panel and touch display device |
| CN105093735A (en) * | 2015-07-10 | 2015-11-25 | 深圳市华星光电技术有限公司 | Array substrate and manufacturing method thereof |
| CN105093639A (en) * | 2015-07-13 | 2015-11-25 | 深圳市华星光电技术有限公司 | Array substrate and liquid-crystal display panel |
| CN105185786A (en) * | 2015-07-24 | 2015-12-23 | 深圳市华星光电技术有限公司 | Array substrate and manufacturing method thereof |
| CN106647083A (en) * | 2017-02-27 | 2017-05-10 | 厦门天马微电子有限公司 | Array substrate, liquid crystal display panel and touch display device |
| CN107015409A (en) * | 2017-05-18 | 2017-08-04 | 上海天马微电子有限公司 | Spatial light modulator and display device |
| CN108646448A (en) * | 2018-05-09 | 2018-10-12 | 京东方科技集团股份有限公司 | A kind of eyeglass substrate, liquid crystal lens and liquid crystal glasses |
| CN111077707A (en) * | 2019-12-18 | 2020-04-28 | Tcl华星光电技术有限公司 | Array substrate and display panel |
-
2020
- 2020-11-13 CN CN202011267680.5A patent/CN112363355A/en active Pending
Patent Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104699351A (en) * | 2015-04-01 | 2015-06-10 | 上海天马微电子有限公司 | Array substrate, touch display panel and touch display device |
| CN105093735A (en) * | 2015-07-10 | 2015-11-25 | 深圳市华星光电技术有限公司 | Array substrate and manufacturing method thereof |
| CN105093639A (en) * | 2015-07-13 | 2015-11-25 | 深圳市华星光电技术有限公司 | Array substrate and liquid-crystal display panel |
| CN105185786A (en) * | 2015-07-24 | 2015-12-23 | 深圳市华星光电技术有限公司 | Array substrate and manufacturing method thereof |
| CN106647083A (en) * | 2017-02-27 | 2017-05-10 | 厦门天马微电子有限公司 | Array substrate, liquid crystal display panel and touch display device |
| CN107015409A (en) * | 2017-05-18 | 2017-08-04 | 上海天马微电子有限公司 | Spatial light modulator and display device |
| CN108646448A (en) * | 2018-05-09 | 2018-10-12 | 京东方科技集团股份有限公司 | A kind of eyeglass substrate, liquid crystal lens and liquid crystal glasses |
| CN111077707A (en) * | 2019-12-18 | 2020-04-28 | Tcl华星光电技术有限公司 | Array substrate and display panel |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US9110320B2 (en) | Display with bent inactive edge regions | |
| KR101837343B1 (en) | Display circuitry with reduced metal routing resistance | |
| CN109828418B (en) | Display panel and display device | |
| US9075466B2 (en) | Touch panel with single electrode layer | |
| CN107015410B (en) | Array substrate, display panel and display device | |
| US20210408191A1 (en) | Display panel and electronic device | |
| CN212135113U (en) | Array substrate, liquid crystal display panel and display device | |
| CN107065287B (en) | Display panel and display device | |
| CN111781777B (en) | Array substrate, display panel and electronic equipment | |
| KR102640599B1 (en) | Photosensitive sensors, array substrates, and electronic devices | |
| CN112433415A (en) | Array substrate, display panel and electronic equipment | |
| CN111413819A (en) | Display panel and display device | |
| US9864248B2 (en) | Semiconductor device and display device | |
| CN108108059B (en) | Display panel, preparation method thereof and display device | |
| CN112117313B (en) | Display screen and electronic equipment | |
| CN113190140A (en) | Display panel and display device | |
| CN112363355A (en) | Array substrate, display panel and electronic equipment | |
| CN205247009U (en) | Integrated touch -control display panel and integrated touch -sensitive display device | |
| CN112542469B (en) | Array substrate, display panel and electronic equipment | |
| CN112117312A (en) | Display screen and electronic equipment | |
| CN111562856A (en) | Display panel and display device | |
| CN113835271B (en) | Display panel and electronic display device | |
| CN111812899B (en) | Array substrate and display panel | |
| CN111834424B (en) | Display panel, display screen and electronic equipment | |
| CN111489662A (en) | Drive substrate, display panel, display screen and electronic equipment |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |