CN112104367A - Threshold level setting method of mixed signal logic analyzer - Google Patents
Threshold level setting method of mixed signal logic analyzer Download PDFInfo
- Publication number
- CN112104367A CN112104367A CN202010909799.1A CN202010909799A CN112104367A CN 112104367 A CN112104367 A CN 112104367A CN 202010909799 A CN202010909799 A CN 202010909799A CN 112104367 A CN112104367 A CN 112104367A
- Authority
- CN
- China
- Prior art keywords
- signal
- mixed
- mixed signal
- threshold level
- value
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3177—Testing of logic operation, e.g. by logic analysers
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Tests Of Electronic Circuits (AREA)
Abstract
The invention discloses a threshold level setting method of a mixed signal logic analyzer, which is mainly characterized in that a mixed signal is captured through the mixed signal logic analyzer, the mixed signal comprises a first digital signal and a first analog signal, the mixed signal logic analyzer can separate out a digital/analog signal, the mixed signal logic analyzer can further convert the separated first analog signal into a second digital signal and detect the converted second digital signal, and the mixed signal logic analyzer can calculate the value of a threshold voltage in one signal period so that the mixed signal logic analyzer can trigger the digital signal part of the mixed signal according to the calculated threshold level.
Description
Technical Field
The invention relates to the field of electronic signal measurement, in particular to a logic analyzer capable of processing mixed signals, which can calculate a threshold level based on an analog part in the mixed signals and provide processing of a digital part in the mixed signals according to the threshold level, and specifically relates to a threshold level setting method of the mixed signal logic analyzer.
Background
The logic analyzer is based on the principle that a comparator-type circuit is used to convert a digital signal into signals of logic 0 and logic 1, and the level value required by the comparator is the so-called threshold level, which is important for the front-end circuit of the logic analyzer to obtain the logic signal.
The setting method of the threshold level, at present, still adjust and get gradually manually, and the personnel using the logic analyzer need to adopt several following ways to set the threshold level;
(1) when the level of the signal to be detected is known, calculating a proper threshold level to perform manual input setting;
(2) when the level of the signal to be measured is unknown, the electric meter/oscilloscope or similar equipment capable of measuring the level is used, the level is confirmed, and then the appropriate threshold level is calculated for setting.
Please refer to US20100070221a1, "System and Method for Sample Point Analysis with Threshold Setting", which discloses a signal Analysis System, which can be used to analyze the Threshold Setting of analog signals, according to the disclosure of the patent, the patent uses an eye diagram measuring means through a logic analyzer to continuously adjust the Threshold range, repeatedly extracts signals in a cyclic manner to analyze waveform diagrams, and then obtains the actual Threshold level after a plurality of corrections.
Although the aforementioned threshold level setting method can solve the requirement of setting the threshold level, the aforementioned conditions all have common disadvantages, which all result in the measurement failure of the logic analyzer, such as:
(1) because the digital signal to be measured on the same circuit board is designed by the existing digital circuit, only one working level is often used, so that all the working levels are not easily confirmed or a certain working level is rarely measured, and the calculation before measurement has a leak;
(2) the more the number of channels of the logic analyzer connected with the circuit to be tested is, the more the threshold levels of a plurality of groups are required to be set, and the missing setting is easy to miss;
(3) the above-mentioned settings are adjusted manually, and once forgetting, the measurement will fail, the human error factor is high, and the setting time will consume a lot of time, which will affect the measurement efficiency of the whole circuit.
In view of the above problems, the present inventors have conducted research and improvement on a logic analyzer based on experience of related industries for many years; accordingly, the primary objective of the present invention is to provide a threshold level setting method for a mixed signal logic analyzer capable of obtaining the threshold level of the mixed signal in one signal cycle.
Disclosure of Invention
The technical problem to be solved by the invention is to overcome the technical defects and provide a threshold level setting method of a mixed signal logic analyzer.
In order to solve the problems, the technical scheme of the invention is as follows: a method of setting a threshold level of a mixed signal logic analyzer, comprising the steps of: a mixed signal shunting step, an analog signal conversion step, a level detection step in a first signal period and a threshold level obtaining step;
the mixed signal splitting step includes: after a mixed signal logic analyzer captures a mixed signal, the mixed signal logic analyzer captures a signal type for identifying the mixed signal, so that the mixed signal is divided into an analog signal path and a digital signal path;
the analog signal conversion step includes: the mixed signal logic analyzer acquires a first analog signal of the mixed signal through the analog signal path, converts the first analog signal into signal processing data and transmits the signal processing data to a signal processing module of the mixed signal logic analyzer;
the step of detecting the level in the first signal period comprises: in a first signal period, the signal processing module detects a high value level value and a low value level value of the first signal period;
the step of obtaining a threshold level comprises: after the signal processing module retrieves the high value level value and the low value level value, the signal processing module obtains a threshold level based on the high value level value and the low value level value.
As an improvement, the signal processing module sets an average value of the addition of the high value level value and the low value level value as the threshold level.
As an improvement, the signal processing module may further transmit the threshold level to a comparator module, so that the comparator module can perform comparison and triggering operations with the threshold level.
As an improvement, an analog signal conversion module converts the first analog signal of the mixed signal into a second digital signal, and then converts the second digital signal into the signal processing data.
As an improvement, after the mixed signal logic analyzer captures the mixed signal, the mixed signal is transmitted through a single signal input channel.
As an improvement, the signal processing module selects a mode higher than an average value in the whole waveform by the signal processing data, and the high value level value can be calculated by numerical comparison or histogram.
As an improvement, the signal processing module selects a mode lower than an average in the entire waveform from the signal processing data, and calculates the low level value by numerical comparison or histogram.
As an improvement, the signal processing module has a threshold level calculation unit, and the threshold level calculation unit is used for calculating the threshold level.
As an improvement, the signal processing module is a field programmable gate array.
As an improvement, the mixed signal logic analyzer processes a plurality of mixed signals simultaneously, and calculates the threshold level of each mixed signal respectively.
Compared with the prior art, the invention has the advantages that: the mixed signal logic analyzer can further convert the separated first analog signal into a second digital signal and detect the converted second digital signal, and the mixed signal logic analyzer can calculate the value of the threshold level in one signal period so that the mixed signal logic analyzer can trigger the digital signal part of the mixed signal with the calculated threshold level; therefore, the mixed signal logic analyzer can process mixed signals containing digital/analog components simultaneously, can automatically calculate the value of the threshold level within one signal period, can greatly improve the overall measurement efficiency, can process mixed signals of a plurality of signal channels simultaneously, and can calculate proper threshold levels for the mixed signals respectively.
Drawings
FIG. 1 is a first schematic diagram of the present invention.
Fig. 2 is a flow chart of an implementation of the present invention.
Fig. 3 is a first embodiment of the present invention.
Fig. 4 is a second embodiment of the present invention.
Fig. 5 is a third schematic diagram of the present invention.
Fig. 6 is a fourth schematic diagram of the implementation of the present invention.
As shown in the figure: 10. a mixed signal logic analyzer 101, a signal processing module 1011, a threshold level unit 102, a signal input channel 103, a comparator module 104, an analog signal conversion module 11, a device to be tested 21, a mixed signal acquisition step 22, a mixed signal shunting step 23, an analog signal conversion step 24, a first signal period detection level step 25, a threshold level acquisition step, a PA, an analog signal path, D1, signal processing data, a Vt, a threshold level, a PD, a digital signal path, S1 and a mixed signal.
Detailed Description
The following further describes embodiments of the present invention with reference to the accompanying drawings. In which like parts are designated by like reference numerals.
It should be noted that the terms "front," "back," "left," "right," "upper" and "lower" used in the following description refer to directions in the drawings, and the terms "inner" and "outer" refer to directions toward and away from, respectively, the geometric center of a particular component.
In order to make the content of the present invention more clearly understood, the technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the drawings in the embodiments of the present invention.
Referring to fig. 1, the mixed signal logic analyzer 10 of the present invention includes a signal processing module 101, a signal input channel 102, a comparator module 103, and an analog signal conversion module 104, which are connected to the signal processing module 101; wherein:
(1) the signal processing module 101 comprises a threshold level calculating unit 1011, wherein the threshold level calculating unit 1011 can detect a high level and a low level of a signal in a signal period and calculate a value of the threshold level based on the detected high level and low level, the signal processing module 101 can be a field editable logic gate array, the signal processed by the signal processing module 101 is a mixed signal, and the mixed signal is an electronic signal with both digital and analog characteristics; the signal processing module 101 can process input signals of 8-16 channels or more at the same time, that is, can calculate individual threshold levels of each channel at the same time, and if a common threshold level is needed by multiple channels, the processing module can calculate appropriate common threshold levels from different threshold levels of the multiple channels;
(2) the signal input channel 102 and the signal processing module 101 complete information connection, and the signal input channel 102 can receive a mixed signal, so that the signal processing module 101 can simultaneously receive a mixed signal which comprises a digital signal and an analog signal in a single channel;
(3) the comparator module 103 can determine the high and low potentials of the digital signal, wherein the potential higher than the reference level is high potential, the potential lower than the reference level is low potential, and a digital waveform is formed between the high and low potentials;
(4) the analog signal conversion module 104 can convert an analog signal into a digital signal, which can be an analog-to-digital converter.
Referring to fig. 2, the threshold level setting method of the present invention includes the following steps:
(1) please refer to fig. 3, in the mixed signal capturing step 21, when the mixed signal logic analyzer 10 of the present invention is electrically connected to a device to be tested 11, and the mixed signal logic analyzer 10 captures a mixed signal of the device to be tested 11 through at least one probe, after the probe captures a mixed signal S1 of the device to be tested 11, the mixed signal S1 may be input to the mixed signal logic analyzer 10 through the probe for the signal logic analyzer 10 to process the mixed signal;
(2) referring to fig. 4, after the mixed signal logic analyzer 10 captures the mixed signal S1, the mixed signal S1 is a single signal input channel 102 for transmitting the mixed signal S1, and after the mixed signal logic analyzer 10 receives the mixed signal S1 through the signal input channel 102, the mixed signal is further split into an analog signal path PA and a digital signal path PD in the signal input channel 102, so that the mixed signal logic analyzer 10 can process different paths, i.e., the analog signal path PA and the digital signal path PD, respectively;
(3) referring to fig. 5, after the mixed signal S1 is branched to the analog signal path PA, the analog signal conversion module 104 captures the mixed signal S1 through the analog signal path PA and converts the first analog signal of the mixed signal S1 into a second digital signal, wherein the analog signal is converted into a digital signal, which is a processing procedure of the analog-to-digital converter and is not described herein again, after the signal processing module 101 captures the second digital signal, the signal format conversion processing can be performed on the second digital signal, so as to convert the second digital signal into the signal processing data D1, and transmit the signal processing data D1 to the signal processing module 101;
(4) in the step 24 of detecting the level in the first signal period, referring to fig. 6, after the signal processing module 101 retrieves the signal processing data D1 in the first signal period, the threshold level calculating unit 1011 of the signal processing module 101 detects the high level value and the low level value of the signal processing data D1 in the first signal period;
(5) obtaining the threshold level step 25, when the threshold level calculating unit 1011 retrieves the high level value and the low level value, the threshold level calculating unit 1011 calculates the threshold level Vt based on a threshold level calculation formula, wherein the threshold level calculation formula is:
threshold level (V Threshold) ═ V High + V Low)/2
V High ═ High value level (High Voltage)
V Low ═ Low level (Low Voltage)
High value level value, which is to select mode higher than average value in the whole waveform and calculate the high value level value by numerical comparison or histogram; low value level value, selecting mode lower than average in the whole waveform, and calculating low value level value by numerical comparison or histogram; after the threshold level calculating unit 1011 calculates the threshold level Vt, the threshold level calculating unit 1011 may further transmit the threshold level Vt to the comparator module 103, so that the comparator module 103 may compare and trigger the mixed signal S1, i.e. the digital signal, with the threshold level Vt.
In summary, the mixed signal logic analyzer of the present invention may also include additional signal input channels, so that the mixed signal logic analyzer can simultaneously receive multiple mixed signals, wherein after the mixed signal logic analyzer captures the mixed signals of different channels, the signal processing module respectively calculates the threshold levels according to the mixed signals of different channels, so that the mixed signal logic analyzer can select the threshold levels individually set according to different mixed signals to perform subsequent signal processing.
To sum up, the mixed signal logic analyzer and the threshold level setting method thereof of the present invention mainly acquire the mixed signal through the mixed signal logic analyzer, and further, after the mixed signal logic analyzer separates the first digital signal and the first analog signal, the mixed signal logic analyzer can convert the first analog signal part into the signal processing data in one signal period, and detect the high level value and the low level value of the signal processing data, and calculate the value of the threshold level from the high level value and the low level value; accordingly, the present invention has been made in an effort to provide a method for setting a threshold level of a mixed signal logic analyzer capable of obtaining the threshold level of a mixed signal in one signal cycle.
The present invention and its embodiments have been described above, and the description is not intended to be limiting, and the embodiments shown in the drawings are only one embodiment of the present invention, and the actual structure is not limited thereto. It should be understood that those skilled in the art should understand that they can easily make various changes, substitutions and alterations herein without departing from the spirit and scope of the invention as defined by the appended claims.
Claims (10)
1. A method for setting a threshold level of a mixed signal logic analyzer, comprising the steps of: a mixed signal shunting step, an analog signal conversion step, a level detection step in a first signal period and a threshold level obtaining step;
the mixed signal splitting step includes: after a mixed signal logic analyzer captures a mixed signal, the mixed signal logic analyzer captures a signal type for identifying the mixed signal, so that the mixed signal is divided into an analog signal path and a digital signal path;
the analog signal conversion step includes: the mixed signal logic analyzer acquires a first analog signal of the mixed signal through the analog signal path, converts the first analog signal into signal processing data and transmits the signal processing data to a signal processing module of the mixed signal logic analyzer;
the step of detecting the level in the first signal period comprises: in a first signal period, the signal processing module detects a high value level value and a low value level value of the first signal period;
the step of obtaining a threshold level comprises: after the signal processing module retrieves the high value level value and the low value level value, the signal processing module obtains a threshold level based on the high value level value and the low value level value.
2. The method of claim 1, wherein the method further comprises: the signal processing module takes an average value of the high value level value and the low value level value as the threshold level.
3. The method of claim 1, wherein the method further comprises: the signal processing module can further transmit the threshold level to a comparator module, so that the comparator module can perform comparison and triggering operation according to the threshold level.
4. The method of claim 1, wherein the method further comprises: the analog signal conversion module converts the first analog signal of the mixed signal into a second digital signal, and then converts the second digital signal into the signal processing data.
5. The method of claim 1, wherein the method further comprises: after the mixed signal logic analyzer captures the mixed signal, the mixed signal is transmitted by a single signal input channel.
6. The method of claim 1, wherein the method further comprises: the signal processing module selects a mode higher than an average value in the whole waveform according to the signal processing data, and can calculate the high value level value by numerical comparison or Histogram (Histogram).
7. The method of claim 1, wherein the method further comprises: the signal processing module selects a mode lower than an average in the entire waveform from the signal processing data, and calculates the low level value by numerical comparison or Histogram (Histogram).
8. The method of claim 1, wherein the method further comprises: the signal processing module is provided with a threshold level calculating unit which is used for calculating the threshold level.
9. The method of claim 1, wherein the method further comprises: the signal processing module is a Field Programmable Gate Array (FPGA).
10. The method of claim 1, wherein the method further comprises: the mixed signal logic analyzer simultaneously processes a plurality of mixed signals, and respectively calculates the threshold level of each mixed signal.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010909799.1A CN112104367A (en) | 2020-09-02 | 2020-09-02 | Threshold level setting method of mixed signal logic analyzer |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010909799.1A CN112104367A (en) | 2020-09-02 | 2020-09-02 | Threshold level setting method of mixed signal logic analyzer |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN112104367A true CN112104367A (en) | 2020-12-18 |
Family
ID=73757595
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202010909799.1A Pending CN112104367A (en) | 2020-09-02 | 2020-09-02 | Threshold level setting method of mixed signal logic analyzer |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN112104367A (en) |
-
2020
- 2020-09-02 CN CN202010909799.1A patent/CN112104367A/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN108501757B (en) | Battery management system, current sampling method and device and electric automobile | |
| CN105242162A (en) | Systems and methods for an open wire scan | |
| CN104931798B (en) | The source range impulsive measurement device and its detection localization method of out-pile Nuclear Instrument system | |
| CN112104367A (en) | Threshold level setting method of mixed signal logic analyzer | |
| CN104267262B (en) | A kind of high-precision loop resistance intelligent tester | |
| CN108761163A (en) | A kind of oscillograph and Fault Locating Method safeguarded for server | |
| CN116900449A (en) | Welding quality monitoring method and system based on signal fusion | |
| CN102004177B (en) | Oscilloscope and method for identifying time sequence of universal serial bus signals by using same | |
| CN104062673B (en) | Core analyzer self-diagnosable system | |
| TWI728868B (en) | Method of threshold setting for mixed-signal logic analyzer | |
| CN213023588U (en) | Current fault diagnosis device and system for ionization chamber type detector | |
| CN211928089U (en) | Detection device for printed circuit board assembly | |
| CN111796208A (en) | Keyboard open-short circuit detection device and method | |
| CN109583029B (en) | Method and device for eliminating slope value of signal edge influenced by edge | |
| CN209055612U (en) | Universal multichannel PCBA short circuit detector | |
| CN108414808B (en) | Dynamic measurement system and method for detecting dynamic data signals | |
| KR101282341B1 (en) | Apparatus for checking multi-channel temperature sensor with a function of sensing objects | |
| CN106569162A (en) | Analog bandwidth measurement method and device for logic analyzer probe | |
| CN110850353A (en) | Calibration method of instrument checking device of mutual inductor | |
| CN108318213B (en) | A kind of wind-tunnel measurements diagnosis method for system fault based on many kinds of parameters comprehensive assessment | |
| CN109669067A (en) | Multi-channel high-accuracy electric current dynamic realtime detection device | |
| CN111766452A (en) | Transient high-frequency pulse waveform capturing system and method | |
| CN112611983B (en) | Rail transit digital input/output channel detection method and device | |
| CN114337614B (en) | Comparator-based high-precision edge detection method and system | |
| CN113099148B (en) | VGA output signal analysis device, system and use method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |