CN112104347A - Signal analog switch - Google Patents
Signal analog switch Download PDFInfo
- Publication number
- CN112104347A CN112104347A CN202011299813.7A CN202011299813A CN112104347A CN 112104347 A CN112104347 A CN 112104347A CN 202011299813 A CN202011299813 A CN 202011299813A CN 112104347 A CN112104347 A CN 112104347A
- Authority
- CN
- China
- Prior art keywords
- pole
- mos tube
- signal
- triode
- signal port
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/08—Modifications for protecting switching circuit against overcurrent or overvoltage
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/12—Modifications for increasing the maximum permissible switched current
- H03K17/122—Modifications for increasing the maximum permissible switched current in field-effect transistor switches
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
- H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
- H03K17/567—Circuits characterised by the use of more than one type of semiconductor device, e.g. BIMOS, composite devices such as IGBT
Landscapes
- Electronic Switches (AREA)
Abstract
The invention discloses a signal analog switch, belongs to the technical field of electronic analog switches, and aims to provide the signal analog switch to solve the problem that the conventional analog switch cannot be applied to high-voltage and high-current power supplies and signal control. The circuit comprises a first MOS tube, a second MOS tube, a triode, a signal port A, a signal port B, a signal port C, a grounding terminal, a first resistor, a second resistor, a third resistor and a fourth resistor. The invention is suitable for the signal analog switch.
Description
Technical Field
The invention belongs to the technical field of electronic analog switches, and particularly relates to a signal analog switch.
Background
The electronic analog switch is used for completing the signal switching function in a signal link, and the signal link is switched off or on in an MOS (metal oxide semiconductor) tube mode. The analog switch has the characteristics of low power consumption, high speed, no mechanical contact, small volume, long service life and the like, thereby being widely applied to automatic control systems, integrated circuits and computers. At present, the requirements for controlling signals and power supplies, particularly for current and voltage, are higher in integrated circuits. The conventional analog switch controls the conduction voltage to be 1.8V-7V and the conduction internal resistance to be 3 omega-80 omega, the maximum accessible signal frequency is 120MHz, the communication quality of signals is greatly weakened, and the circuit control of high-voltage communication signals (the communication voltage of an automobile K bus is 0V-24V) cannot be normally used.
Disclosure of Invention
The invention aims to: the utility model provides a signal analog switch, solves current analog switch and can't be applicable to the power of high voltage, high current and the problem of signal control.
The technical scheme adopted by the invention is as follows:
a signal analog switch comprises a first MOS transistor, a second MOS transistor, a triode, a signal port A, a signal port B, a signal port C and a grounding terminal, the signal port C is connected with the pole B of the triode, a third resistor is connected in series between the signal port C and the pole B of the triode, the E pole of the triode is connected with the grounding end, the C pole of the triode is connected with the G pole of the first MOS tube, a second resistor is connected in series between the C pole of the triode and the G pole of the first MOS tube, the A signal port is connected with the D pole of the first MOS tube, the S pole of the first MOS tube is connected with the S pole of the second MOS tube, the G pole of the first MOS tube is connected with the G pole of the second MOS tube, the D pole of the second MOS tube is connected with the B signal port, a fourth resistor is connected between the B pole of the triode and the E pole of the triode, and a first resistor is connected between the G pole of the second MOS tube and the S pole of the second MOS tube.
Further, the first MOS tube and the second MOS tube are N-channel MOS tubes or P-channel MOS tubes.
Further, the triode is an NPN triode or a PNP triode.
In summary, due to the adoption of the technical scheme, the invention has the beneficial effects that:
1. the invention comprises a first MOS tube, a second MOS tube, a triode, a signal port A, a signal port B, a signal port C and a grounding terminal, the signal port C is connected with the pole B of the triode, a third resistor is connected in series between the signal port C and the pole B of the triode, the E pole of the triode is connected with the grounding end, the C pole of the triode is connected with the G pole of the first MOS tube, a second resistor is connected in series between the C pole of the triode and the G pole of the first MOS tube, the A signal port is connected with the D pole of the first MOS tube, the S pole of the first MOS tube is connected with the S pole of the second MOS tube, the G pole of the first MOS tube is connected with the G pole of the second MOS tube, the D pole of the second MOS tube is connected with the B signal port, a fourth resistor is connected between the B pole of the triode and the E pole of the triode, and a first resistor is connected between the G pole of the second MOS tube and the S pole of the second MOS tube.
Through the technical scheme, the invention can be used for controlling the on and off of the signal. The signal port C sends out a starting signal to enable the triode to be conducted, the third resistor protects the pole B of the triode, and the fourth resistor provides stable support for signals from the signal port C. The conduction of the triode promotes the conduction of the first MOS tube and the second MOS tube, the signal port A and the signal port B are completely conducted, and the voltage division of the first resistor and the second resistor provides stable support for the first MOS tube and the second MOS tube; the signal port C sends out a starting signal to cut off the triode, the cut-off of the triode prompts the first MOS tube and the second MOS tube to be cut off, and the signal port A and the signal port B are completely cut off. The circuit controls the signal of the signal port C to enable the signal port A and the signal port B to be conducted and cut off, and the requirement of the analog switch on signal control is met. The frequency of the analog switch of the circuit can reach 150MHz, the signal accessible voltage range is 0V-60V, the maximum internal resistance is 55m omega, the accessible maximum current is 5A, the signal voltage range is 1V-12V, the cost of the analog switch is effectively reduced, the voltage range that the signal can pass is enlarged, the stability and the efficiency of the analog switch are improved, and the problem that the existing analog switch can not be applied to a high-voltage and high-current power supply and signal control is solved.
Drawings
In order to more clearly illustrate the technical solutions of the embodiments of the present invention, the drawings that are required to be used in the embodiments will be briefly described below, it should be understood that the following drawings only illustrate some embodiments of the present invention and therefore should not be considered as limiting the scope, and that for those skilled in the art, other relevant drawings can be obtained according to the drawings without inventive effort, wherein:
FIG. 1 is a schematic structural view of the present invention;
reference numerals: the circuit comprises a first MOS tube Q1, a second MOS tube Q2, a triode Q3, a first resistor R1, a second resistor R2, a third resistor R3, a fourth resistor R4 and a signal port IO-A, B, a signal port IO-B, C and a signal port IO-C.
Detailed Description
In order to make the objects, technical solutions and advantages of the embodiments of the present invention clearer, the technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the drawings in the embodiments of the present invention, and it is obvious that the described embodiments are some, but not all, embodiments of the present invention. The components of embodiments of the present invention generally described and illustrated in the figures herein may be arranged and designed in a wide variety of different configurations.
Thus, the following detailed description of the embodiments of the present invention, presented in the figures, is not intended to limit the scope of the invention, as claimed, but is merely representative of selected embodiments of the invention. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
It should be noted that: reference numerals and letters designate similar items in the following figures, and thus, once an item is defined in one figure, it need not be further defined and explained in subsequent figures.
In the description of the present invention, it should be noted that the terms "center", "upper", "lower", "left", "right", "vertical", "horizontal", "inner", "outer", etc. indicate orientations or positional relationships based on the orientations or positional relationships shown in the drawings or the orientations or positional relationships that the products of the present invention usually place when in use, and are simply used for simplifying the description of the present invention, but do not indicate or imply that the devices or elements indicated must have a specific orientation, be constructed in a specific orientation, and be operated, and thus should not be construed as limiting the present invention. Furthermore, the terms "first," "second," "third," and the like are used solely to distinguish one from another and are not to be construed as indicating or implying relative importance.
Furthermore, the terms "horizontal", "vertical" and the like do not imply that the components are required to be absolutely horizontal or pendant, but rather may be slightly inclined. For example, "horizontal" merely means that the direction is more horizontal than "vertical" and does not mean that the structure must be perfectly horizontal, but may be slightly inclined.
In the description of the present invention, it should also be noted that, unless otherwise explicitly specified or limited, the terms "disposed," "mounted," "connected," and "connected" are to be construed broadly, e.g., as meaning either a fixed connection, a removable connection, or an integral connection; mechanical connection or electrical connection can be realized; the two original pieces can be directly connected or indirectly connected through an intermediate medium, or the two original pieces can be communicated with each other. The specific meanings of the above terms in the present invention can be understood in specific cases to those skilled in the art.
A signal analog switch comprises A first MOS tube Q1, A second MOS tube Q, A triode Q3, an A signal port IO-A, B, A signal port IO-B, C, A signal port IO-C and A grounding terminal, wherein the C signal port IO-C is connected with A B pole of A triode Q3, A third resistor R3 is connected in series between the C signal port IO-C and A B pole of A triode Q3, an E pole of A triode Q3 is connected with the grounding terminal, A C pole of A triode Q3 is connected with A G pole of A first MOS tube Q1, A second resistor Ris connected in series between A C pole of A triode Q3 and A G pole of A first MOS tube Q1, the A signal port IO-A is connected with A D pole of A first MOS tube Q1, an S pole of the first MOS tube Q1 is connected with A S pole of A second MOS tube Q, A G pole of the first MOS tube Q1 is connected with A G pole of A second MOS tube Q, and A B pole of the MOS tube Q3526 is connected with A B pole of the second MOS tube Q, a fourth resistor R4 is further connected between the B electrode of the triode Q3 and the E electrode of the triode Q3, and a first resistor R1 is further connected between the G electrode of the second MOS transistor Q2 and the S electrode of the second MOS transistor Q2.
Further, the first MOS transistor Q1 and the second MOS transistor Q2 are N-channel MOS transistors or P-channel MOS transistors.
Further, the transistor Q3 is an NPN transistor or a PNP transistor.
The technical scheme of the invention is used for controlling the on and off of the signal when being implemented. The C signal port IO-C sends out a starting signal to enable the triode Q3 to be conducted, the third resistor R3 protects the B pole of the triode Q3, and the fourth resistor R4 provides stable support for signals from the C signal port IO-C. The conduction of the triode Q3 promotes the conduction of the first MOS tube Q1 and the second MOS tube Q, the signal port IO-A and the signal port IO-B are completely conducted, and the voltage division of the first resistor R1 and the second resistor Rprovides stable support for the first MOS tube Q1 and the second MOS tube Q; the C signal port IO-C sends out A starting signal to cut off the triode Q3, the cut-off of the triode Q3 prompts the first MOS tube Q1 and the second MOS tube Qto be cut off, and the A signal port IO-A and the B signal port IO-B are completely cut off. The circuit controls the signal of the signal port IO-C to enable the signal port IO-A and the signal port IO-B to be conducted and cut off, and the requirement of the analog switch on signal control is met. The frequency of the analog switch of the circuit can reach 150MHz, the signal accessible voltage range is 0V-60V, the maximum internal resistance is 55m omega, the accessible maximum current is 5A, the signal voltage range is 1V-12V, the cost of the analog switch is effectively reduced, the voltage range that the signal can pass is enlarged, the stability and the efficiency of the analog switch are improved, and the problem that the existing analog switch can not be applied to a high-voltage and high-current power supply and signal control is solved.
Example 1
A signal analog switch comprises A first MOS tube Q1, A second MOS tube Q, A triode Q3, an A signal port IO-A, B, A signal port IO-B, C, A signal port IO-C and A grounding terminal, wherein the C signal port IO-C is connected with A B pole of A triode Q3, A third resistor R3 is connected in series between the C signal port IO-C and A B pole of A triode Q3, an E pole of A triode Q3 is connected with the grounding terminal, A C pole of A triode Q3 is connected with A G pole of A first MOS tube Q1, A second resistor Ris connected in series between A C pole of A triode Q3 and A G pole of A first MOS tube Q1, the A signal port IO-A is connected with A D pole of A first MOS tube Q1, an S pole of the first MOS tube Q1 is connected with A S pole of A second MOS tube Q, A G pole of the first MOS tube Q1 is connected with A G pole of A second MOS tube Q, and A B pole of the MOS tube Q3526 is connected with A B pole of the second MOS tube Q, a fourth resistor R4 is further connected between the B electrode of the triode Q3 and the E electrode of the triode Q3, and a first resistor R1 is further connected between the G electrode of the second MOS transistor Q2 and the S electrode of the second MOS transistor Q2.
Through the technical scheme, the invention can be used for controlling the on and off of the signal. The C signal port IO-C sends out a starting signal to enable the triode Q3 to be conducted, the third resistor R3 protects the B pole of the triode Q3, and the fourth resistor R4 provides stable support for signals from the C signal port IO-C. The conduction of the triode Q3 promotes the conduction of the first MOS tube Q1 and the second MOS tube Q, the signal port IO-A and the signal port IO-B are completely conducted, and the voltage division of the first resistor R1 and the second resistor Rprovides stable support for the first MOS tube Q1 and the second MOS tube Q; the C signal port IO-C sends out A starting signal to cut off the triode Q3, the cut-off of the triode Q3 prompts the first MOS tube Q1 and the second MOS tube Qto be cut off, and the A signal port IO-A and the B signal port IO-B are completely cut off. The circuit controls the signal of the signal port IO-C to enable the signal port IO-A and the signal port IO-B to be conducted and cut off, and the requirement of the analog switch on signal control is met. The frequency of the analog switch of the circuit can reach 150MHz, the signal accessible voltage range is 0V-60V, the maximum internal resistance is 55m omega, the accessible maximum current is 5A, the signal voltage range is 1V-12V, the cost of the analog switch is effectively reduced, the voltage range that the signal can pass is enlarged, the stability and the efficiency of the analog switch are improved, and the problem that the existing analog switch can not be applied to a high-voltage and high-current power supply and signal control is solved.
Example 2
In embodiment 1, the first MOS transistor Q1 and the second MOS transistor Q2 are N-channel MOS transistors or P-channel MOS transistors.
Example 3
On the basis of embodiment 1, the transistor Q3 is an NPN transistor or a PNP transistor.
The above description is an embodiment of the present invention. The foregoing is a preferred embodiment of the present invention, and the preferred embodiments in the preferred embodiments can be combined and used in any combination if not obviously contradictory or prerequisite to a certain preferred embodiment, and the specific parameters in the embodiments and examples are only for the purpose of clearly illustrating the verification process of the invention and are not intended to limit the patent protection scope of the present invention, which is subject to the claims and all the equivalent structural changes made by the content of the description and the drawings of the present invention are also included in the protection scope of the present invention.
Claims (3)
1. A signal analog switch is characterized by comprising a first MOS tube, a second MOS tube, a triode, a signal port A, a signal port B, a signal port C and a grounding end, the signal port C is connected with the pole B of the triode, a third resistor is connected in series between the signal port C and the pole B of the triode, the E pole of the triode is connected with the grounding end, the C pole of the triode is connected with the G pole of the first MOS tube, a second resistor is connected in series between the C pole of the triode and the G pole of the first MOS tube, the A signal port is connected with the D pole of the first MOS tube, the S pole of the first MOS tube is connected with the S pole of the second MOS tube, the G pole of the first MOS tube is connected with the G pole of the second MOS tube, the D pole of the second MOS tube is connected with the B signal port, a fourth resistor is connected between the B pole of the triode and the E pole of the triode, and a first resistor is connected between the G pole of the second MOS tube and the S pole of the second MOS tube.
2. A signal analog switch according to claim 1, wherein the first MOS transistor and the second MOS transistor are N-channel MOS transistors or P-channel MOS transistors.
3. A signal simulation switch according to claim 1, wherein the transistor is an NPN transistor or a PNP transistor.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202011299813.7A CN112104347A (en) | 2020-11-19 | 2020-11-19 | Signal analog switch |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202011299813.7A CN112104347A (en) | 2020-11-19 | 2020-11-19 | Signal analog switch |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN112104347A true CN112104347A (en) | 2020-12-18 |
Family
ID=73785752
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202011299813.7A Withdrawn CN112104347A (en) | 2020-11-19 | 2020-11-19 | Signal analog switch |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN112104347A (en) |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105591640A (en) * | 2016-03-03 | 2016-05-18 | 长沙威胜信息技术有限公司 | Electronic switching circuit and measuring instrument made by using circuit |
| CN206349979U (en) * | 2016-12-30 | 2017-07-21 | 广东金莱特电器股份有限公司 | A kind of Novel MOS tube ON-OFF control circuit |
| CN207743710U (en) * | 2017-10-23 | 2018-08-17 | 惠州市嘉润茂科技有限公司 | Prevent electric current from pouring in down a chimney driving circuit |
| CN109120251A (en) * | 2017-06-22 | 2019-01-01 | 付允念 | A kind of the MOS switch driving circuit and its array of series battery cells management system |
-
2020
- 2020-11-19 CN CN202011299813.7A patent/CN112104347A/en not_active Withdrawn
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105591640A (en) * | 2016-03-03 | 2016-05-18 | 长沙威胜信息技术有限公司 | Electronic switching circuit and measuring instrument made by using circuit |
| CN206349979U (en) * | 2016-12-30 | 2017-07-21 | 广东金莱特电器股份有限公司 | A kind of Novel MOS tube ON-OFF control circuit |
| CN109120251A (en) * | 2017-06-22 | 2019-01-01 | 付允念 | A kind of the MOS switch driving circuit and its array of series battery cells management system |
| CN207743710U (en) * | 2017-10-23 | 2018-08-17 | 惠州市嘉润茂科技有限公司 | Prevent electric current from pouring in down a chimney driving circuit |
Non-Patent Citations (1)
| Title |
|---|
| ADAM: "Using MOSFETs As General Switches", 《HTTP://WWW.ELECTRONIC-PRODUCTS-DESIGN.COM/GEEK-AREA/ELECTRONICS/MOSFETS/USING-MOSFETS-AS-GENERAL-SWITCHES》 * |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP3573209A1 (en) | Control circuit compatible with battery power supply and external power supply | |
| CN112104347A (en) | Signal analog switch | |
| CN108599558A (en) | Control circuit based on low pressure H bridges | |
| CN210310015U (en) | Power distribution system of direct current charging pile | |
| CN114465331A (en) | Watch charging seat circuit without voltage drop of anode and cathode | |
| CN209488478U (en) | A kind of DC motor controller | |
| CN108899234B (en) | DC contactor with fusing protection function | |
| CN209930225U (en) | MOS tube driving circuit | |
| CN210778444U (en) | Signal terminal system of circuit breaker and circuit breaker | |
| CN210129849U (en) | Intelligent switch double-control circuit | |
| CN219980804U (en) | Automatic switch switching circuit | |
| CN219372280U (en) | Voltage stabilizing circuit capable of reducing static power consumption | |
| CN202652057U (en) | Supply circuit for quick start of integrated circuit | |
| US9184580B2 (en) | Arrester | |
| CN202068549U (en) | Integral power-on and power-off mute control circuit | |
| CN210925886U (en) | Wireless automobile relay | |
| CN220872903U (en) | Control circuit suitable for three-phase intelligent meter relay | |
| CN204632673U (en) | High-power precision time delay relay | |
| CN210225054U (en) | Low-power-consumption automatic switching circuit of vehicle-mounted power supply | |
| CN220556580U (en) | Relay control circuit | |
| CN111756078A (en) | Current-adjustable passive equalization circuit based on three-terminal regulator | |
| CN220652492U (en) | Wire holder and magnetic ring seat assembly | |
| CN221224917U (en) | Low-cost short circuit detection circuit of high limit MOSFET output | |
| CN219936336U (en) | Voltage stabilizing structure with wide voltage input | |
| CN208862807U (en) | LORA communication module for ammeter |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| WW01 | Invention patent application withdrawn after publication | ||
| WW01 | Invention patent application withdrawn after publication |
Application publication date: 20201218 |