CN112000469A - Method and system for ensuring key micro-service performance quality and reducing machine power consumption - Google Patents
Method and system for ensuring key micro-service performance quality and reducing machine power consumption Download PDFInfo
- Publication number
- CN112000469A CN112000469A CN202010782898.8A CN202010782898A CN112000469A CN 112000469 A CN112000469 A CN 112000469A CN 202010782898 A CN202010782898 A CN 202010782898A CN 112000469 A CN112000469 A CN 112000469A
- Authority
- CN
- China
- Prior art keywords
- cpu
- frequency
- application program
- key
- service
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 title claims abstract description 46
- 230000015654 memory Effects 0.000 claims description 18
- 230000004044 response Effects 0.000 claims description 12
- 238000004590 computer program Methods 0.000 claims description 11
- 230000008569 process Effects 0.000 claims description 5
- 238000012360 testing method Methods 0.000 claims description 5
- 230000003247 decreasing effect Effects 0.000 claims description 2
- 230000007246 mechanism Effects 0.000 description 4
- 239000008186 active pharmaceutical agent Substances 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 238000003491 array Methods 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 238000011056 performance test Methods 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 238000011084 recovery Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
- G06F9/5005—Allocation of resources, e.g. of the central processing unit [CPU] to service a request
- G06F9/5027—Allocation of resources, e.g. of the central processing unit [CPU] to service a request the resource being a machine, e.g. CPUs, Servers, Terminals
- G06F9/505—Allocation of resources, e.g. of the central processing unit [CPU] to service a request the resource being a machine, e.g. CPUs, Servers, Terminals considering the load
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/324—Power saving characterised by the action undertaken by lowering clock frequency
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/3243—Power saving in microcontroller unit
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
- G06F9/5094—Allocation of resources, e.g. of the central processing unit [CPU] where the allocation takes into account power or heat criteria
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2209/00—Indexing scheme relating to G06F9/00
- G06F2209/50—Indexing scheme relating to G06F9/50
- G06F2209/508—Monitor
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Software Systems (AREA)
- Power Sources (AREA)
Abstract
The application discloses a method and a system for ensuring the performance quality of key micro-service and reducing the power consumption of a machine, which comprises the following steps: when the application program is in an online working state, acquiring the input request number per second of the key microservice of the application program; judging the load level of the key micro-service of the application program according to the input request number per second; acquiring the cpu minimum frequency and the cpu maximum frequency of an application program corresponding to the load grade of the key microservice of the application program in an offline working state; and comparing the current frequency of the cpu with the minimum frequency and the maximum frequency of the cpu, and adjusting the current frequency of the cpu according to a comparison result, so that the performance quality of the key micro-service in the application program is ensured while the power consumption of the cpu is reduced.
Description
Technical Field
The present application relates to the field of parallel and distributed computing technologies, and in particular, to a method and system for ensuring the quality of key microservice performance and reducing the power consumption of a machine.
Background
The statements in this section merely provide background information related to the present disclosure and may not constitute prior art.
The rapid growth of the internet has greatly increased the number of requests for on-demand services. Traditional software applications (referred to as whole applications) are divided into front end UIs (user interfaces), server side logic components and databases. The overall architecture needs to handle situations where the number of users exceeds the capacity of the server. Furthermore, monolithic architectures are difficult to manage and maintain due to the lack of mechanisms for modularity. The microservice architecture is a method of developing a single application as a set of small services, each running in its own process and communicating with a lightweight mechanism (usually the HTTP resource API). These small services are built around business functions and can be deployed independently by a fully automated deployment mechanism. This new architectural style provides some benefits to developers and also provides new challenges, such as deploying multiple microservices in a distributed environment.
Microservices are built around individual business functions, run in their own flow, and communicate through lightweight mechanisms, typically using APIs. The microservices that make up an application may be written in different programming languages and use different storage technologies. Microservice improves speed and quality. They are smaller and they can be restarted more quickly after an upgrade or upon failure recovery. The microservices are loosely coupled, and failure of one microservice does not affect other microservices of the application. Among them, in an application, there may be a critical micro-service that limits the development of the whole application. How to optimize the critical microservices becomes a key issue for optimizing performance. When an application program runs alone, the performance of the application program depends on the key micro-service, and the performance of the application program is easily seriously reduced due to poor running of the key micro-service, so that the service quality requirement of a client cannot be met. This is a problem that must be solved. Furthermore, we cannot keep the machine in the high frequency mode all the time, which increases the power consumption cost of the machine. Therefore, a method is needed to ensure the performance standard of the key micro-service on the basis of reducing the power consumption of the machine as much as possible.
Disclosure of Invention
In order to solve the defects of the prior art, the application provides a method and a system for ensuring the quality of key micro-service performance and reducing the power consumption of a machine;
in a first aspect, the present application provides a method for ensuring critical microservice performance quality and reducing machine power consumption;
the method for ensuring the quality of key micro-service performance and reducing the power consumption of a machine comprises the following steps:
when the application program is in an online working state, acquiring the input request number per second of the key microservice of the application program;
judging the load level of the key micro-service of the application program according to the input request number per second;
acquiring the cpu minimum frequency and the cpu maximum frequency of an application program corresponding to the load grade of the key microservice of the application program in an offline working state;
and comparing the current frequency of the cpu with the minimum frequency and the maximum frequency of the cpu, and adjusting the current frequency of the cpu according to a comparison result, so that the performance quality of the key micro-service in the application program is ensured while the power consumption of the cpu is reduced.
In a second aspect, the present application provides a system for ensuring critical microservice performance quality and reducing machine power consumption;
a system for ensuring critical microservice performance quality and reducing machine power consumption comprising:
a first acquisition module configured to: when the application program is in an online working state, acquiring the input request number per second of the key microservice of the application program;
a determination module configured to: judging the load level of the key micro-service of the application program according to the input request number per second;
a second acquisition module configured to: acquiring the cpu minimum frequency and the cpu maximum frequency of an application program corresponding to the load grade of the key microservice of the application program in an offline working state;
an adjustment module configured to: and comparing the current frequency of the cpu with the minimum frequency and the maximum frequency of the cpu, and adjusting the current frequency of the cpu according to a comparison result, so that the performance quality of the key micro-service in the application program is ensured while the power consumption of the cpu is reduced.
In a third aspect, the present application further provides an electronic device, including: one or more processors, one or more memories, and one or more computer programs; wherein a processor is connected to the memory, the one or more computer programs are stored in the memory, and when the electronic device is running, the processor executes the one or more computer programs stored in the memory, so as to make the electronic device execute the method according to the first aspect.
In a fourth aspect, the present application also provides a computer-readable storage medium for storing computer instructions which, when executed by a processor, perform the method of the first aspect.
In a fifth aspect, the present application also provides a computer program (product) comprising a computer program for implementing the method of any of the preceding first aspects when run on one or more processors.
Compared with the prior art, the beneficial effects of this application are:
the method can guarantee the performance quality requirement of the key micro-service, and simultaneously reduce the power consumption cost of the system as much as possible. According to the method, the off-line data of the key micro-service is obtained through off-line operation, and the CPU frequency is adjusted through comparing the on-line test data with the off-line data, so that the power consumption cost of a system machine is reduced, and the performance quality of the key micro-service is ensured.
The method and the device can maximally reduce the power consumption cost of the system while ensuring the quality of the key micro-service performance.
According to the method and the device, the cpu frequency of the key micro-service is monitored in real time by using the cpu freq, the cpu frequency of the key micro-service is accelerated or slowed down, the cpu frequency is reduced as much as possible, and the performance quality of the key micro-service is ensured.
Drawings
The accompanying drawings, which are incorporated in and constitute a part of this application, illustrate embodiments of the application and, together with the description, serve to explain the application and are not intended to limit the application.
FIG. 1 is a flow chart of the method of the first embodiment.
Detailed Description
It should be noted that the following detailed description is exemplary and is intended to provide further explanation of the disclosure. Unless defined otherwise, all technical and scientific terms used herein have the same meaning as commonly understood by one of ordinary skill in the art to which this application belongs.
It is noted that the terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of example embodiments according to the present application. As used herein, the singular forms "a", "an", and "the" are intended to include the plural forms as well, unless the context clearly indicates otherwise, and it should be understood that the terms "comprises" and "comprising", and any variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, system, article, or apparatus that comprises a list of steps or elements is not necessarily limited to those steps or elements expressly listed, but may include other steps or elements not expressly listed or inherent to such process, method, article, or apparatus.
The embodiments and features of the embodiments in the present application may be combined with each other without conflict.
Example one
The embodiment provides a method for ensuring the quality of key micro-service performance and reducing the power consumption of a machine;
as shown in fig. 1, a method for ensuring critical micro-service performance quality and reducing machine power consumption includes:
s101: when the application program is in an online working state, acquiring the input request number per second of the key microservice of the application program; the key micro service is a micro service with the CPU utilization rate larger than a set threshold;
s102: judging the load level of the key micro-service of the application program according to the input request number per second;
s103: acquiring the cpu minimum frequency and the cpu maximum frequency of an application program corresponding to the load grade of the key microservice of the application program in an offline working state;
s104: and comparing the current frequency of the cpu with the minimum frequency and the maximum frequency of the cpu, and adjusting the current frequency of the cpu according to a comparison result, so that the performance quality of the key micro-service in the application program is ensured while the power consumption of the cpu is reduced.
It should be understood that the online working state refers to: a state of normal operation in the machine.
It should be understood that the offline operating state refers to: the application of the microservice is subjected to a testing phase.
Further, the current cpu frequency is obtained through a cpu monitor.
As one or more embodiments, the S102: judging the load level of the key micro-service of the application program according to the input request number per second; the method comprises the following specific steps:
inputting the request number per second between 0 and 30 percent F, and calling the input as low input load; f represents the peak throughput;
the input with the request number per second between 30% F and 60% F is called as the middle input load;
inputs with a number of requests per second between 60% F and 100% F are referred to as high input loads.
As one or more embodiments, the S103: the CPU minimum frequency and the CPU maximum frequency when the application program corresponding to the load level of the key microservice of the application program is in an off-line working state; the specific acquisition step comprises:
s1031: acquiring the peak throughput of the key micro-service when the application program is in an off-line working state;
s1032: according to the peak throughput of the key micro-service when the application program is in an off-line working state, distinguishing the load input of the key micro-service of the application program, and setting a load grade;
s1033: inquiring a cpu frequency range allowed to be set by a current machine through the cpu freq-info; under different load grades, the cpu frequency is set from high to low through the cpu freq-set for testing, and response time data under different cpu frequencies of the current load grade are collected; running for several times in each case, and collecting the average value of the response time;
s1034: analyzing and collating the collected data: under different load levels, when the response time average value exceeds the response time of the SLO specified by the key micro service, discarding the low frequency corresponding to the response time average value; and considering a minimum frequency among remaining frequencies conforming to a response time of the SLO specified by the key microservice as a cpu minimum frequency Fmin(ii) a Maximum frequency is regarded as cpu maximum frequency Fmax。
Further, the S1031: acquiring the peak throughput of the key micro-service when the application program is in an off-line working state; the method comprises the following specific steps:
a wrk performance test tool is used to generate requests for critical microservices of an application until the CPU usage of the critical microservices reaches saturation. The number of requests per second at which the CPU utilization of the critical microservice reaches saturation is referred to as the peak throughput F.
As one or more embodiments, the S104: comparing the current frequency of the cpu with the minimum frequency and the maximum frequency of the cpu, and adjusting the current frequency of the cpu according to a comparison result, so that the performance quality of key micro-services in an application program is ensured while the power consumption of the cpu is reduced; the method comprises the following specific steps:
when the current frequency of the cpu is greater than or equal to the minimum frequency of the cpu and less than or equal to the maximum frequency of the cpu, reducing the current frequency of the cpu, but in the reducing process, always keeping the current frequency of the cpu greater than or equal to the minimum frequency of the cpu;
when the current frequency of the cpu is less than the minimum frequency of the cpu, increasing the current frequency of the cpu until the current frequency of the cpu is greater than or equal to the minimum frequency of the cpu;
and when the current frequency of the cpu is greater than the maximum frequency of the cpu, reducing the current frequency of the cpu until the current frequency of the cpu is less than the maximum frequency of the cpu.
Further, the increasing of the current frequency of the cpu or the decreasing of the current frequency of the cpu is performed by the cpufreq-set. Cpufreq-set is a terminal command to change frequency in the linux system.
Example two
The embodiment provides a system for ensuring the quality of key micro-service performance and reducing the power consumption of a machine;
a system for ensuring critical microservice performance quality and reducing machine power consumption comprising:
a first acquisition module configured to: when the application program is in an online working state, acquiring the input request number per second of the key microservice of the application program;
a determination module configured to: judging the load level of the key micro-service of the application program according to the input request number per second;
a second acquisition module configured to: acquiring the cpu minimum frequency and the cpu maximum frequency of an application program corresponding to the load grade of the key microservice of the application program in an offline working state;
an adjustment module configured to: and comparing the current frequency of the cpu with the minimum frequency and the maximum frequency of the cpu, and adjusting the current frequency of the cpu according to a comparison result, so that the performance quality of the key micro-service in the application program is ensured while the power consumption of the cpu is reduced.
It should be noted here that the first acquiring module, the determining module, the second acquiring module and the adjusting module correspond to steps S101 to S104 in the first embodiment, and the modules are the same as the corresponding steps in the implementation example and the application scenario, but are not limited to the disclosure in the first embodiment. It should be noted that the modules described above as part of a system may be implemented in a computer system such as a set of computer-executable instructions.
In the foregoing embodiments, the descriptions of the embodiments have different emphasis, and for parts that are not described in detail in a certain embodiment, reference may be made to related descriptions of other embodiments.
The proposed system can be implemented in other ways. For example, the above-described system embodiments are merely illustrative, and for example, the division of the above-described modules is merely a logical functional division, and in actual implementation, there may be other divisions, for example, multiple modules may be combined or integrated into another system, or some features may be omitted, or not executed.
EXAMPLE III
The present embodiment also provides an electronic device, including: one or more processors, one or more memories, and one or more computer programs; wherein, a processor is connected with the memory, the one or more computer programs are stored in the memory, and when the electronic device runs, the processor executes the one or more computer programs stored in the memory, so as to make the electronic device execute the method according to the first embodiment.
It should be understood that in this embodiment, the processor may be a central processing unit CPU, and the processor may also be other general purpose processors, digital signal processors DSP, application specific integrated circuits ASIC, off-the-shelf programmable gate arrays FPGA or other programmable logic devices, discrete gate or transistor logic devices, discrete hardware components, and so on. A general purpose processor may be a microprocessor or the processor may be any conventional processor or the like.
The memory may include both read-only memory and random access memory, and may provide instructions and data to the processor, and a portion of the memory may also include non-volatile random access memory. For example, the memory may also store device type information.
In implementation, the steps of the above method may be performed by integrated logic circuits of hardware in a processor or instructions in the form of software.
The method in the first embodiment may be directly implemented by a hardware processor, or may be implemented by a combination of hardware and software modules in the processor. The software modules may be located in ram, flash, rom, prom, or eprom, registers, among other storage media as is well known in the art. The storage medium is located in a memory, and a processor reads information in the memory and completes the steps of the method in combination with hardware of the processor. To avoid repetition, it is not described in detail here.
Those of ordinary skill in the art will appreciate that the various illustrative elements, i.e., algorithm steps, described in connection with the embodiments disclosed herein may be implemented as electronic hardware or combinations of computer software and electronic hardware. Whether such functionality is implemented as hardware or software depends upon the particular application and design constraints imposed on the implementation. Skilled artisans may implement the described functionality in varying ways for each particular application, but such implementation decisions should not be interpreted as causing a departure from the scope of the present application.
Example four
The present embodiments also provide a computer-readable storage medium for storing computer instructions, which when executed by a processor, perform the method of the first embodiment.
The above description is only a preferred embodiment of the present application and is not intended to limit the present application, and various modifications and changes may be made by those skilled in the art. Any modification, equivalent replacement, improvement and the like made within the spirit and principle of the present application shall be included in the protection scope of the present application.
Claims (10)
1. The method for ensuring the quality of key micro-service performance and reducing the power consumption of a machine is characterized by comprising the following steps:
when the application program is in an online working state, acquiring the input request number per second of the key microservice of the application program;
judging the load level of the key micro-service of the application program according to the input request number per second;
acquiring the cpu minimum frequency and the cpu maximum frequency of an application program corresponding to the load grade of the key microservice of the application program in an offline working state;
and comparing the current frequency of the cpu with the minimum frequency and the maximum frequency of the cpu, and adjusting the current frequency of the cpu according to a comparison result, so that the performance quality of the key micro-service in the application program is ensured while the power consumption of the cpu is reduced.
2. The method as claimed in claim 1, wherein said cpu current frequency is obtained by a cpu monitor.
3. The method of claim 1, wherein determining a load level of application critical microservices is based on said number of requests per second; the method comprises the following specific steps:
inputting the request number per second between 0 and 30 percent F, and calling the input as low input load; f represents the peak throughput;
the input with the request number per second between 30% F and 60% F is called as the middle input load;
inputs with a number of requests per second between 60% F and 100% F are referred to as high input loads.
4. The method as claimed in claim 1, wherein the cpu minimum frequency and the cpu maximum frequency when the application program corresponding to the load level of the application program key micro service is in an off-line working state; the specific acquisition step comprises:
acquiring the peak throughput of the key micro-service when the application program is in an off-line working state;
according to the peak throughput of the key micro-service when the application program is in an off-line working state, distinguishing the load input of the key micro-service of the application program, and setting a load grade;
inquiring a cpu frequency range allowed to be set by a current machine through the cpu freq-info; under different load grades, the cpu frequency is set from high to low through the cpu freq-set for testing, and response time data under different cpu frequencies of the current load grade are collected; running for several times in each case, and collecting the average value of the response time;
analyzing and collating the collected data: under different load levels, when the response time average value exceeds the response time of the SLO specified by the key micro service, discarding the low frequency corresponding to the response time average value; and considering a minimum frequency among remaining frequencies conforming to a response time of the SLO specified by the key microservice as a cpu minimum frequency Fmin(ii) a Maximum frequency is regarded as cpu maximum frequency Fmax。
5. The method of claim 4, wherein the peak throughput of critical microservices is obtained when the application is in an offline operating state; the method comprises the following specific steps:
using wrk performance testing tool to generate request for key micro service of application program until the CPU usage rate of the key micro service reaches saturation; the number of requests per second at which the CPU utilization of the critical microservice reaches saturation is referred to as the peak throughput F.
6. The method as claimed in claim 1, wherein the current frequency of the cpu is compared with a minimum frequency of the cpu and a maximum frequency of the cpu, and the current frequency of the cpu is adjusted according to the comparison result, so as to reduce the power consumption of the cpu and ensure the performance quality of the key microservice in the application program; the method comprises the following specific steps:
when the current frequency of the cpu is greater than or equal to the minimum frequency of the cpu and less than or equal to the maximum frequency of the cpu, reducing the current frequency of the cpu, but in the reducing process, always keeping the current frequency of the cpu greater than or equal to the minimum frequency of the cpu;
when the current frequency of the cpu is less than the minimum frequency of the cpu, increasing the current frequency of the cpu until the current frequency of the cpu is greater than or equal to the minimum frequency of the cpu;
and when the current frequency of the cpu is greater than the maximum frequency of the cpu, reducing the current frequency of the cpu until the current frequency of the cpu is less than the maximum frequency of the cpu.
7. The method as claimed in claim 1, wherein the increasing or decreasing of the current frequency of cpu is performed by cpufreq-set.
8. The system for guaranteeing the quality of key micro-service performance and reducing the power consumption of a machine is characterized by comprising the following components:
a first acquisition module configured to: when the application program is in an online working state, acquiring the input request number per second of the key microservice of the application program;
a determination module configured to: judging the load level of the key micro-service of the application program according to the input request number per second;
a second acquisition module configured to: acquiring the cpu minimum frequency and the cpu maximum frequency of an application program corresponding to the load grade of the key microservice of the application program in an offline working state;
an adjustment module configured to: and comparing the current frequency of the cpu with the minimum frequency and the maximum frequency of the cpu, and adjusting the current frequency of the cpu according to a comparison result, so that the performance quality of the key micro-service in the application program is ensured while the power consumption of the cpu is reduced.
9. An electronic device, comprising: one or more processors, one or more memories, and one or more computer programs; wherein a processor is connected to the memory, the one or more computer programs being stored in the memory, the processor executing the one or more computer programs stored in the memory when the electronic device is running, to cause the electronic device to perform the method of any of the preceding claims 1-7.
10. A computer-readable storage medium storing computer instructions which, when executed by a processor, perform the method of any one of claims 1 to 7.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010782898.8A CN112000469A (en) | 2020-08-06 | 2020-08-06 | Method and system for ensuring key micro-service performance quality and reducing machine power consumption |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010782898.8A CN112000469A (en) | 2020-08-06 | 2020-08-06 | Method and system for ensuring key micro-service performance quality and reducing machine power consumption |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN112000469A true CN112000469A (en) | 2020-11-27 |
Family
ID=73463474
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202010782898.8A Pending CN112000469A (en) | 2020-08-06 | 2020-08-06 | Method and system for ensuring key micro-service performance quality and reducing machine power consumption |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN112000469A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN114675738A (en) * | 2022-02-24 | 2022-06-28 | 深圳大学 | CPU frequency modulation method, system and storage medium based on optimal feedback time |
| CN115033477A (en) * | 2022-06-08 | 2022-09-09 | 山东省计算中心（国家超级计算济南中心） | Large-scale micro-service-oriented active performance anomaly detection and processing method and system |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102609319A (en) * | 2011-01-20 | 2012-07-25 | ***通信有限公司 | Frequency modulation method, device and equipment of processor |
| CN110825518A (en) * | 2019-10-14 | 2020-02-21 | 上海交通大学 | Nanosecond power resource distribution method and system for microservice |
| CN110990245A (en) * | 2019-12-04 | 2020-04-10 | 北京明略软件***有限公司 | Micro-service operation state judgment method and device based on call chain data |
| CN111324464A (en) * | 2020-03-12 | 2020-06-23 | 北京首汽智行科技有限公司 | Load distribution method based on micro-service architecture |
-
2020
- 2020-08-06 CN CN202010782898.8A patent/CN112000469A/en active Pending
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102609319A (en) * | 2011-01-20 | 2012-07-25 | ***通信有限公司 | Frequency modulation method, device and equipment of processor |
| CN110825518A (en) * | 2019-10-14 | 2020-02-21 | 上海交通大学 | Nanosecond power resource distribution method and system for microservice |
| CN110990245A (en) * | 2019-12-04 | 2020-04-10 | 北京明略软件***有限公司 | Micro-service operation state judgment method and device based on call chain data |
| CN111324464A (en) * | 2020-03-12 | 2020-06-23 | 北京首汽智行科技有限公司 | Load distribution method based on micro-service architecture |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN114675738A (en) * | 2022-02-24 | 2022-06-28 | 深圳大学 | CPU frequency modulation method, system and storage medium based on optimal feedback time |
| CN114675738B (en) * | 2022-02-24 | 2024-04-12 | 深圳大学 | CPU frequency modulation method, system and storage medium based on optimal feedback time |
| CN115033477A (en) * | 2022-06-08 | 2022-09-09 | 山东省计算中心（国家超级计算济南中心） | Large-scale micro-service-oriented active performance anomaly detection and processing method and system |
| CN115033477B (en) * | 2022-06-08 | 2023-06-27 | 山东省计算中心（国家超级计算济南中心） | Performance abnormality active detection and processing method and system for large-scale micro-service |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP3182280B1 (en) | Machine for development of analytical models | |
| US10332027B2 (en) | Automated tuning of a service configuration | |
| CN111026553B (en) | Resource scheduling method and server system for offline mixed part operation | |
| CN112000469A (en) | Method and system for ensuring key micro-service performance quality and reducing machine power consumption | |
| CN110362392A (en) | A kind of ETL method for scheduling task, system, equipment and storage medium | |
| CN109783255B (en) | Data analysis and distribution device and high-concurrency data processing method | |
| CN111104208A (en) | Process scheduling management method and device, computer equipment and storage medium | |
| US9619288B2 (en) | Deploying software in a multi-instance node | |
| US11438271B2 (en) | Method, electronic device and computer program product of load balancing | |
| Kjorveziroski et al. | Kubernetes distributions for the edge: serverless performance evaluation | |
| US20240152395A1 (en) | Resource scheduling method and apparatus, and computing node | |
| JP2017530482A (en) | Configuration method, apparatus, system and computer readable medium for determining a new configuration of computing resources | |
| EP3722945B1 (en) | Program operation system and program operation method | |
| Rinsaka et al. | Toward high assurance software systems with adaptive fault management | |
| Xu et al. | Dynamic backup workers for parallel machine learning | |
| Cerf et al. | Cost function based event triggered Model Predictive Controllers application to Big Data Cloud services | |
| CN111367645B (en) | Real-time task scheduling control method, system, equipment and readable storage medium | |
| EP2960787B1 (en) | A method of executing an application on a computer system, a resource manager and a high performance computer system | |
| US11360822B2 (en) | Intelligent resource allocation agent for cluster computing | |
| Wang et al. | A model driven approach towards improving the performance of apache spark applications | |
| CN115640278A (en) | Method and system for intelligently optimizing database performance | |
| CN116932157A (en) | Data acquisition method and device, electronic equipment and storage medium | |
| US11650846B2 (en) | Method, device, and computer program product for job processing | |
| CN113055199B (en) | Gateway access method and device and gateway equipment | |
| Li et al. | Toward optimal operator parallelism for stream processing topology with limited buffers |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| CB03 | Change of inventor or designer information |
Inventor after: Wang Lin Inventor after: Huang Tianyuan Inventor after: Li Donghua Inventor after: Geng Shichao Inventor before: Huang Tianyuan Inventor before: Li Donghua Inventor before: Geng Shichao Inventor before: Wang Lin |
|
| CB03 | Change of inventor or designer information | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20201127 |
|
| RJ01 | Rejection of invention patent application after publication |