CN111966203B - Server and chip power supply device thereof - Google Patents
Server and chip power supply device thereof Download PDFInfo
- Publication number
- CN111966203B CN111966203B CN202010831752.8A CN202010831752A CN111966203B CN 111966203 B CN111966203 B CN 111966203B CN 202010831752 A CN202010831752 A CN 202010831752A CN 111966203 B CN111966203 B CN 111966203B
- Authority
- CN
- China
- Prior art keywords
- ldos
- power supply
- ldo
- controllable switch
- supply device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000004065 semiconductor Substances 0.000 claims description 3
- 230000005669 field effect Effects 0.000 claims description 2
- 229910044991 metal oxide Inorganic materials 0.000 claims description 2
- 150000004706 metal oxides Chemical class 0.000 claims description 2
- 230000009286 beneficial effect Effects 0.000 abstract description 3
- 230000001105 regulatory effect Effects 0.000 abstract description 3
- 230000001276 controlling effect Effects 0.000 description 8
- 238000000034 method Methods 0.000 description 8
- 238000010586 diagram Methods 0.000 description 6
- 230000009471 action Effects 0.000 description 3
- 230000008569 process Effects 0.000 description 3
- 230000004044 response Effects 0.000 description 3
- 230000000694 effects Effects 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 1
- 238000012423 maintenance Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000000750 progressive effect Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Power Sources (AREA)
- Continuous-Control Power Sources That Use Transistors (AREA)
Abstract
The invention discloses a chip power supply device, which considers that when the same larger current value is faced, a plurality of LDOs with low current levels in parallel connection (the principle of parallel connection and shunt is utilized to bear large current) and a single LDO with high current level can bear the same, but the cost and the volume of the single LDO with high current level are generally higher than those of the LDOs with low current levels, so that the power supply voltage is regulated by adopting a mode of connecting the plurality of LDOs in parallel, the power supply device can be suitable for a power supply with higher current value, and the cost and the occupied space are lower. The invention also discloses a server which has the same beneficial effects as the chip power supply device.
Description
Technical Field
The invention relates to the field of servers, in particular to a chip power supply device, and further relates to a server.
Background
With the development of computer technology, chips are more and more, the chips usually need stable voltage to work, and LDOs (Low Dropout Regulator, low dropout linear regulators) can realize the effects of reducing voltage by a small margin and outputting a preset value to stabilize voltage, in the prior art, a single LDO is generally utilized to adjust a power supply voltage to a preset value and then output the power supply voltage to the chips, and at present, the current value in the power supply has a tendency of gradually increasing, which requires the LDOs to be capable of bearing a current with a larger value, but the LDOs capable of bearing a high-level current value have the problems of higher cost and larger volume.
Therefore, how to provide a solution to the above technical problem is a problem that a person skilled in the art needs to solve at present.
Disclosure of Invention
The invention aims to provide a chip power supply device, which adjusts the power supply voltage in a mode of connecting a plurality of LDOs in parallel, can be suitable for a power supply with higher current value, and has lower cost and smaller occupied space; the invention also provides a server comprising the chip power supply device, which adjusts the power supply voltage in a mode of connecting a plurality of LDOs in parallel, can be suitable for a power supply with a higher current value, and has lower cost and smaller occupied space.
In order to solve the above technical problems, the present invention provides a chip power supply device, including:
a power supply for providing electrical energy;
and the plurality of low dropout linear regulators LDOs are connected in parallel and are used for adjusting the voltage value of the electric energy supplied by the power supply to a preset voltage value and outputting the electric energy so as to supply power for the chip.
Preferably, the chip power supply device further includes:
and the processor is respectively connected with the enabling ends of the LDOs and the power supply, and is used for determining the LDO working quantity corresponding to the current value of the power supply output electric energy according to the corresponding relation between the preset current value interval and the LDO working quantity and controlling the LDO working quantity to enable the LDOs.
Preferably, the chip power supply device further comprises an LDO (low dropout regulator) switching-on circuit and a pull-up power supply connected with the LDO switching-on circuit:
an LDO switching-on circuit connected with the processor and the enabling ends of the LDOs respectively, and used for responding to the high level of the processor, controlling the LDO enabling in the first preset group of the two preset groups of the LDOs, and responding to the low level of the processor, and controlling the LDO enabling in the second preset group of the two preset groups of the LDOs;
the controlling the LDO operation number of the LDO enable is specifically:
when the working quantity of the LDOs is the total quantity of the LDOs, directly sending high level to the enabling ends of all the LDOs;
when the working quantity of the LDOs is the quantity of the LDOs in the first preset group, transmitting a high level to the LDO selection circuit;
and when the working quantity of the LDOs is the quantity of the LDOs in the second preset group, transmitting a low level to the LDO selection circuit.
Preferably, the number of LDOs in the first preset group and the second preset group is equal;
and switching the level type sent to the LDO selection open circuit every preset time length when the working quantity of the LDOs is the quantity of the LDOs in the first preset group.
Preferably, the number of LDOs is two.
Preferably, the LDO selection circuit comprises a first controllable switch and a second controllable switch;
the control end of the first controllable switch is connected with the processor, the first end of the first controllable switch is connected with the enabling end of a first LDO of the two LDOs, the second end of the first controllable switch is connected with the pull-up power supply, the control end of the second controllable switch is connected with the processor, the first end of the second controllable switch is connected with the enabling end of a second LDO of the two LDOs, and the second end of the second controllable switch is connected with the pull-up power supply;
the first controllable switch is used for conducting the first end and the second end of the first controllable switch only when the control end receives low level;
the second controllable switch is used for conducting the first end and the second end of the second controllable switch only when the control end receives the high level.
Preferably, the first controllable switch and the second controllable switch are metal oxide semiconductor field effect transistor MOS transistors.
Preferably, the chip power supply device further includes:
and the prompter is used for prompting the work quantity of the LDO under the control of the processor.
Preferably, the processor is a complex programmable logic device CPLD.
In order to solve the technical problems, the invention also provides a server, which comprises the chip power supply device.
The invention provides a chip power supply device, which considers that when the same larger current value is faced, a plurality of LDOs with low current levels in parallel connection (the principle of parallel connection and shunt is utilized to bear large current) and a single LDO with high current level can bear the same, but the cost and the volume of the single LDO with high current level are generally higher than those of the LDOs with low current levels, so that the power supply voltage is regulated by adopting a mode of connecting the plurality of LDOs in parallel, the power supply device can be suitable for a power supply with higher current value, and the cost and the occupied space are lower.
The invention also provides a server which has the same beneficial effects as the chip power supply device.
Drawings
In order to more clearly illustrate the technical solutions of the embodiments of the present invention, the drawings required in the prior art and the embodiments will be briefly described below, and it is apparent that the drawings in the following description are only some embodiments of the present invention, and other drawings may be obtained according to these drawings without inventive effort for a person skilled in the art.
Fig. 1 is a schematic structural diagram of a chip power supply device provided by the invention;
fig. 2 is a schematic structural diagram of another chip power supply device according to the present invention;
fig. 3 is a schematic structural diagram of an LDO switching-on circuit according to the present invention.
Detailed Description
The core of the invention is to provide a chip power supply device, which adjusts the power supply voltage in a mode of connecting a plurality of LDOs in parallel, can be suitable for a power supply with higher current value, and has lower cost and smaller occupied space; the invention also provides a server comprising the chip power supply device, which adjusts the power supply voltage in a mode of connecting a plurality of LDOs in parallel, can be suitable for a power supply with a higher current value, and has lower cost and smaller occupied space.
For the purpose of making the objects, technical solutions and advantages of the embodiments of the present invention more apparent, the technical solutions of the embodiments of the present invention will be clearly and completely described below with reference to the accompanying drawings in the embodiments of the present invention, and it is apparent that the described embodiments are some embodiments of the present invention, but not all embodiments of the present invention. All other embodiments, which can be made by those skilled in the art based on the embodiments of the invention without making any inventive effort, are intended to be within the scope of the invention.
Referring to fig. 1, fig. 1 is a schematic structural diagram of a chip power supply device according to the present invention, where the chip power supply device includes:
a power supply 1 for supplying electric power;
the LDOs 2 are connected in parallel and are used for adjusting the voltage value of the electric energy provided by the power supply 1 to a preset voltage value and outputting the electric energy so as to supply power for the chip.
Specifically, considering the technical problems in the background art, in the embodiment of the present invention, the electric energy provided by the power supply 1 may be adjusted by a plurality of LDOs 2 connected in parallel, and because the current value flowing through each LDO2 is only a part of the total current value due to the effect of current division, the bearable current level of each LDO2 may be reduced, and because the cost and the volume of a single LDO2 with a high current level are all greater than those of a plurality of LDOs 2 with a low current level in general, the embodiment of the present invention may avoid using LDOs 2 with a high current level, and reduce the cost and the space occupation of LDOs 2.
Specifically, the power source 1 may be of various types, and the magnitude of the current value of the output power thereof corresponds to the specific type of the power source 1, which is not limited herein.
Wherein the specific number of LDOs 2 can be set autonomously, but it is not recommended to use too many (e.g. more than 3) numbers, since too many LDOs 2 would increase the cost and decrease the power conversion rate.
The preset voltage value may be set autonomously according to the actual requirement of the load (e.g. chip), which is not limited in the embodiment of the present invention.
The invention provides a chip power supply device, which considers that when the same larger current value is faced, a plurality of LDOs with low current levels in parallel connection (the principle of parallel connection and shunt is utilized to bear large current) and a single LDO with high current level can bear the same, but the cost and the volume of the single LDO with high current level are generally higher than those of the LDOs with low current levels, so that the power supply voltage is regulated by adopting a mode of connecting the plurality of LDOs in parallel, the power supply device can be suitable for a power supply with higher current value, and the cost and the occupied space are lower.
For better illustrating the embodiments of the present invention, please refer to fig. 2, fig. 2 is a schematic structural diagram of another chip power supply device provided by the present invention, based on the above embodiments:
as a preferred embodiment, the chip power supply device further includes:
and the processor 3 is respectively connected with the enabling ends of the LDOs 2 and the power supply 1, and is used for determining the work quantity of the LDOs 2 corresponding to the current value of the power supply 1 output electric energy according to the corresponding relation between the preset current value interval and the work quantity of the LDOs 2, and controlling the work quantity of the LDOs 2 to enable.
Specifically, considering that the power value of the power supply 1 outputting the electric energy is not fixed under certain conditions, when the power supply 1 outputting the electric energy value is smaller, it is unnecessary to put a plurality of LDOs 2 in the chip power supply device into operation, so in the embodiment of the invention, the working number of the LDOs 2 corresponding to the current value of the power supply 1 outputting the electric energy can be determined first, then the working number of the LDOs 2 is controlled to enable, which is equivalent to selecting the corresponding number of LDOs 2 to shunt the electric energy according to the magnitude of the current value, and all the LDOs 2 are not required to be put into operation all the time, thereby reducing the electric energy loss on one hand and prolonging the service life of the LDOs 2 on the other hand.
The corresponding relation between the preset current value interval and the working number of the LDO2 can be set autonomously, for example, a plurality of current value intervals can be set firstly according to the current value of the electric energy output by the power supply 1, and then a corresponding LDO2 on combination is set for each current value interval.
Of course, besides the above-mentioned method for setting the corresponding relationship between the preset current value interval and the working number of LDO2, the method for setting the corresponding relationship between the preset current value interval and the working number of LDO2 may be of other various types, which is not limited herein.
As a preferred embodiment, the chip power supply device further includes an LDO switching-on circuit 4 and a pull-up power supply 5 connected to the LDO switching-on circuit 4:
an LDO selection circuit 4 connected to the processor 3 and the enable terminals of the LDOs 2 respectively, for controlling the LDO2 enable in the first of the two preset groups of LDOs 2 in response to the high level of the processor 3, and controlling the LDO2 enable in the second of the two preset groups of LDOs 2 in response to the low level of the processor 3;
the control of the working number of the LDOs 2 is specifically as follows:
when the working quantity of the LDOs 2 is the total quantity of the LDOs 2, directly sending high level to the enabling ends of all the LDOs 2;
when the working quantity of the LDO2 is the quantity of the LDO2 in the first preset group, a high level is sent to the LDO switching-on circuit 4;
when the number of LDO2 is the number of LDO2 in the second preset group, a low level is sent to the LDO select open circuit 4.
Specifically, the numbers of LDOs 2 in the first preset group and the second preset group are not zero, the numbers of LDOs 2 in the two groups can be set autonomously, and the sum of the numbers of LDOs 2 in the two groups can be less than or equal to the total number of LDOs 2, which is not limited in the embodiment of the invention.
Specifically, since the LDO switching circuit 4 can only control a part of the LDO2 to be enabled, when the LDO switching circuit 4 is used, the current value of the output power of the power supply 1 is not necessarily in the highest level current value interval, and when the current value of the output power of the power supply 1 is in the highest level current value interval, the processor 3 can control all of the LDO2 to be enabled through the direct connection line with the LDO 2.
When determining that the number of LDO2 works as the number of LDOs 2 in the first preset group or the number of LDOs 2 in the second preset group, the processor 3 can output a single level to the LDO selecting circuit 4 through a signal output interface to control the number of LDOs 2 to work, so that a plurality of control signals are not required to be output, fewer signal output interfaces are occupied, and a control mode is simplified.
As a preferred embodiment, the number of LDOs 2 in the first preset group and the second preset group is equal;
and when the working number of the LDOs 2 is the number of the LDOs 2 in the first preset group, switching the level type sent to the LDO switching-on circuit 4 every preset time length.
Specifically, considering that when the numbers of LDOs 2 in the first preset group and the second preset group are equal, the LDOs 2 in any group can be controlled to work theoretically, so in the embodiment of the invention, the level type sent to the LDO switching circuit 4 can be switched for each preset time period, so that the LDOs 2 in the first preset group and the second preset group can be controlled to work alternately, which is beneficial to prolonging the service life of the LDOs 2 and reducing the maintenance cost.
The preset duration may be set autonomously, for example, may be 1 hour, which is not limited herein.
As a preferred embodiment, the number of LDOs 2 is two.
Specifically, the current value output by the existing power supply 1 can be basically applied to the current value by the two low-current-level LDOs 2, and the number of LDOs 2 is limited to two because the number of LDOs 2 is smaller, so that the loss of electric energy is also smaller.
Of course, the number of LDO2 may be other specific values besides two, and embodiments of the present invention are not limited herein.
For better illustrating the embodiments of the present invention, please refer to fig. 3, fig. 3 is a schematic structural diagram of an LDO switching-on circuit 4 provided by the present invention, and as a preferred embodiment, the LDO switching-on circuit 4 includes a first controllable switch and a second controllable switch;
the control end of the first controllable switch is connected with the processor 3, the first end of the first controllable switch is connected with the enabling end of a first LDO2 in the two LDOs 2, the second end of the first controllable switch is connected with the pull-up power supply 5, the control end of the second controllable switch is connected with the processor 3, the first end of the second controllable switch is connected with the enabling end of a second LDO2 in the two LDOs 2, and the second end of the second controllable switch is connected with the pull-up power supply 5;
the first controllable switch is used for conducting the first end and the second end of the first controllable switch only when the control end receives a low level;
the second controllable switch is used for conducting the first end and the second end of the second controllable switch only when the control end receives a high level.
Specifically, control of the respective enabling of the two LDOs 2 can be achieved through the two controllable switches, and the controllable switches are low in cost, simple in structure and long in service life.
Of course, the LDO selection circuit 4 may be of other specific types besides controllable switches, and embodiments of the present invention are not limited herein.
As a preferred embodiment, the first controllable switch and the second controllable switch are MOS transistors.
Specifically, the MOS (Metal-Oxide-Semiconductor) transistor has the advantages of simple structure, high response speed, long service life and the like.
One of the controllable switches can be an N-type MOS tube, and the other one can be a P-type MOS tube, so that the control of the respective enabling of the LDO2 is realized.
Specifically, in fig. 3, the control signal is a control signal output by the processor 3, the control signal may be connected to gates of PMOS and NMOS, drains of PMOS and NMOS are connected to a pull-up voltage provided by the pull-up power supply 5, and may generally be 3.3v, sources of PMOS and NMOS may be connected to enable ends of two paths of LDO2, where the PMOS is known to be turned on when VGS > VTH, and the PMOS is known to be turned on when VGS < VTH, so that when the control signal is high, the PMOS is turned on, and then the enable end of LDO2 is the same as the pull-up voltage, and when the control signal is low, the NMOS is turned on, and then the enable end of LDO1 is the same as the pull-up voltage, and thus the LDO1 chip is turned on, so that the purpose of LDO2 selection may be achieved.
Of course, the controllable switch may be of various types other than MOS transistors, and the embodiment of the present invention is not limited herein.
As a preferred embodiment, the chip power supply device further includes:
and the prompter 6 is used for prompting the work quantity of the LDO2 under the control of the processor 3.
Specifically, considering that the processor 3 has a possibility of controlling the working amount of the LDO2 in error, in order to facilitate checking the situation of the control error of the processor 3, the processor 3 in the embodiment of the invention can control the prompter 6 to prompt the working amount of the LDO2, so that a worker can conveniently judge whether the situation of the control error exists in the processor 3 through the prompter, and the working efficiency is improved.
The prompter 6 may be of various types, for example, a display or a voice prompter 6, which is not limited herein.
As a preferred embodiment, the processor 3 is a complex programmable logic device CPLD.
In particular, the CPLD (Complex Programmable Logic Device ) has the advantages of simple structure, small volume, long service life, and the like.
Of course, the processor 3 may be of various types other than CPLD, and the embodiments of the present invention are not limited herein.
The invention also provides a server comprising the chip power supply device in the embodiment.
For the description of the server provided by the embodiment of the present invention, reference is made to the description of the foregoing chip power supply device, and the embodiment of the present invention is not repeated here.
In the present specification, each embodiment is described in a progressive manner, and each embodiment is mainly described in a different point from other embodiments, and identical and similar parts between the embodiments are all enough to refer to each other. It should also be noted that in this specification, relational terms such as first and second, and the like are used solely to distinguish one entity or action from another entity or action without necessarily requiring or implying any actual such relationship or order between such entities or actions. Moreover, the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus. Without further limitation, an element defined by the phrase "comprising one … …" does not exclude the presence of other like elements in a process, method, article, or apparatus that comprises the element.
The previous description of the disclosed embodiments is provided to enable any person skilled in the art to make or use the present invention. Various modifications to these embodiments will be readily apparent to those skilled in the art, and the generic principles defined herein may be applied to other embodiments without departing from the spirit or scope of the invention. Thus, the present invention is not intended to be limited to the embodiments shown herein but is to be accorded the widest scope consistent with the principles and novel features disclosed herein.
Claims (9)
1. A chip power supply device, comprising:
a power supply for providing electrical energy;
the low dropout regulators LDOs are connected in parallel and are used for adjusting the voltage value of the electric energy provided by the power supply to a preset voltage value and outputting the electric energy so as to supply power for the chip;
the chip power supply device further includes:
the processor is respectively connected with the enabling ends of the LDOs and the power supply, and is used for determining the LDO working quantity corresponding to the current value of the power supply output electric energy according to the corresponding relation between the preset current value interval and the LDO working quantity, and controlling the LDO working quantity to enable the LDOs;
the chip power supply device further comprises an LDO (low dropout regulator) selection circuit and a pull-up power supply connected with the LDO selection circuit:
and the LDO switching-on circuit is respectively connected with the processor and the enabling ends of the LDOs and is used for responding to the high level of the processor, controlling the LDO enabling in the first preset group of the two preset groups in the LDOs and responding to the low level of the processor, and controlling the LDO enabling in the second preset group of the two preset groups in the LDOs.
2. The chip power supply device according to claim 1, wherein,
the processor is configured to control the LDO enable number to be specifically:
when the working quantity of the LDOs is the total quantity of the LDOs, directly sending high level to the enabling ends of all the LDOs;
when the working quantity of the LDOs is the quantity of the LDOs in the first preset group, transmitting a high level to the LDO selection circuit;
and when the working quantity of the LDOs is the quantity of the LDOs in the second preset group, transmitting a low level to the LDO selection circuit.
3. The chip power supply device according to claim 2, wherein the number of LDOs in the first preset group and the second preset group is equal;
and switching the level type sent to the LDO selection open circuit every preset time length when the working quantity of the LDOs is the quantity of the LDOs in the first preset group.
4. The chip power supply device according to claim 3, wherein the number of LDOs is two.
5. The chip power supply of claim 4, wherein the LDO turn-on circuit comprises a first controllable switch and a second controllable switch;
the control end of the first controllable switch is connected with the processor, the first end of the first controllable switch is connected with the enabling end of a first LDO of the two LDOs, the second end of the first controllable switch is connected with the pull-up power supply, the control end of the second controllable switch is connected with the processor, the first end of the second controllable switch is connected with the enabling end of a second LDO of the two LDOs, and the second end of the second controllable switch is connected with the pull-up power supply;
the first controllable switch is used for conducting the first end and the second end of the first controllable switch only when the control end receives low level;
the second controllable switch is used for conducting the first end and the second end of the second controllable switch only when the control end receives the high level.
6. The chip power supply device according to claim 5, wherein the first controllable switch and the second controllable switch are metal oxide semiconductor field effect transistor MOS transistors.
7. The chip power supply apparatus according to claim 1, further comprising:
and the prompter is used for prompting the work quantity of the LDO under the control of the processor.
8. Chip power supply according to any of claims 1 to 7, characterized in that the processor is a complex programmable logic device CPLD.
9. A server comprising the chip power supply device according to any one of claims 1 to 8.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010831752.8A CN111966203B (en) | 2020-08-18 | 2020-08-18 | Server and chip power supply device thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010831752.8A CN111966203B (en) | 2020-08-18 | 2020-08-18 | Server and chip power supply device thereof |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN111966203A CN111966203A (en) | 2020-11-20 |
| CN111966203B true CN111966203B (en) | 2023-12-26 |
Family
ID=73388274
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202010831752.8A Active CN111966203B (en) | 2020-08-18 | 2020-08-18 | Server and chip power supply device thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN111966203B (en) |
Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN201251932Y (en) * | 2008-09-09 | 2009-06-03 | 上海摩波彼克半导体有限公司 | Power supply system structure for SDIO card of hand device |
| CN103092246A (en) * | 2013-01-11 | 2013-05-08 | 中国科学院微电子研究所 | Power supply monitoring system and method |
| CN103760939A (en) * | 2014-01-15 | 2014-04-30 | 小米科技有限责任公司 | Power supply method, power supply circuit, power supply, and terminal device |
| CN105487628A (en) * | 2016-01-12 | 2016-04-13 | 建荣集成电路科技(珠海)有限公司 | USB power supply system and method |
| CN106740133A (en) * | 2016-12-30 | 2017-05-31 | 广东美芝制冷设备有限公司 | The vehicle-mounted CAN power circuit of electric automobile, electric automobile and its power-supply system |
| CN108363450A (en) * | 2018-05-16 | 2018-08-03 | 维沃移动通信有限公司 | A kind of power supply circuit, terminal device and its method for controlling power supply |
| CN109039045A (en) * | 2018-09-03 | 2018-12-18 | 山东超越数控电子股份有限公司 | LDO parallel current-equalizing circuit |
-
2020
- 2020-08-18 CN CN202010831752.8A patent/CN111966203B/en active Active
Patent Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN201251932Y (en) * | 2008-09-09 | 2009-06-03 | 上海摩波彼克半导体有限公司 | Power supply system structure for SDIO card of hand device |
| CN103092246A (en) * | 2013-01-11 | 2013-05-08 | 中国科学院微电子研究所 | Power supply monitoring system and method |
| CN103760939A (en) * | 2014-01-15 | 2014-04-30 | 小米科技有限责任公司 | Power supply method, power supply circuit, power supply, and terminal device |
| CN105487628A (en) * | 2016-01-12 | 2016-04-13 | 建荣集成电路科技(珠海)有限公司 | USB power supply system and method |
| CN106740133A (en) * | 2016-12-30 | 2017-05-31 | 广东美芝制冷设备有限公司 | The vehicle-mounted CAN power circuit of electric automobile, electric automobile and its power-supply system |
| CN108363450A (en) * | 2018-05-16 | 2018-08-03 | 维沃移动通信有限公司 | A kind of power supply circuit, terminal device and its method for controlling power supply |
| CN109039045A (en) * | 2018-09-03 | 2018-12-18 | 山东超越数控电子股份有限公司 | LDO parallel current-equalizing circuit |
Also Published As
| Publication number | Publication date |
|---|---|
| CN111966203A (en) | 2020-11-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN204538970U (en) | Low drop out voltage regurator | |
| CN103135648B (en) | Low dropout regulator | |
| CN100397278C (en) | Voltag regulator | |
| US8531851B2 (en) | Start-up circuit and method thereof | |
| EP1865397B1 (en) | Low drop-out voltage regulator | |
| KR102007630B1 (en) | Voltage regulator | |
| US7737674B2 (en) | Voltage regulator | |
| CN103558891B (en) | Low-dropout regulator | |
| US7629783B2 (en) | Ultra low dropout voltage regulator | |
| EP3103196B1 (en) | Buffer circuits and methods | |
| EP2120123A1 (en) | Slew rate control | |
| US20210232166A1 (en) | Digital Voltage Regulator and Method of Regulating Voltage | |
| CN103365332B (en) | Overcurrent protection circuit and power supply device | |
| TW201013355A (en) | Low drop out regulator with fast current limit | |
| US9634570B2 (en) | Multi-mode power converter and associated control method | |
| CN111966203B (en) | Server and chip power supply device thereof | |
| CN110007707A (en) | Low pressure difference linear voltage regulator and system | |
| JP2018013977A (en) | Semiconductor device | |
| CN107040250A (en) | A kind of voltage mode drive circuit | |
| JP2014027401A (en) | Output buffer and semiconductor device | |
| KR101240685B1 (en) | Dual mode switching regulator | |
| CN110888487B (en) | Low dropout regulator and electronic equipment | |
| JP2019004556A (en) | Current control circuit, and power supply management circuit employing the same | |
| US20120229106A1 (en) | Regulator | |
| KR101427251B1 (en) | Current distributor |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |