CN111736502A - Circuit with no mutual interference between external watchdog and program burning - Google Patents

Circuit with no mutual interference between external watchdog and program burning Download PDF

Info

Publication number
CN111736502A
CN111736502A CN202010544241.8A CN202010544241A CN111736502A CN 111736502 A CN111736502 A CN 111736502A CN 202010544241 A CN202010544241 A CN 202010544241A CN 111736502 A CN111736502 A CN 111736502A
Authority
CN
China
Prior art keywords
reset
circuit
pin
nrst
value
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN202010544241.8A
Other languages
Chinese (zh)
Other versions
CN111736502B (en
Inventor
王成
叶琼德
赖辉龙
陈水明
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hangzhou Gogenius Technology Co ltd
Original Assignee
Hangzhou Gogenius Technology Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hangzhou Gogenius Technology Co ltd filed Critical Hangzhou Gogenius Technology Co ltd
Priority to CN202010544241.8A priority Critical patent/CN111736502B/en
Publication of CN111736502A publication Critical patent/CN111736502A/en
Application granted granted Critical
Publication of CN111736502B publication Critical patent/CN111736502B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B19/00—Programme-control systems
    • G05B19/02—Programme-control systems electric
    • G05B19/04—Programme control other than numerical control, i.e. in sequence controllers or logic controllers
    • G05B19/042—Programme control other than numerical control, i.e. in sequence controllers or logic controllers using digital processors
    • G05B19/0423—Input/output
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B2219/00—Program-control systems
    • G05B2219/20—Pc systems
    • G05B2219/25—Pc structure of the system
    • G05B2219/25257—Microcontroller
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Automation & Control Theory (AREA)
  • Debugging And Monitoring (AREA)

Abstract

The invention relates to a circuit without mutual interference between external watchdog and program burning, which comprises a singlechip, an external watchdog chip and a program burning interface connected with the singlechip, wherein a reset pin NRST of the singlechip is connected with a resistance-capacitance reset circuit, the circuit also comprises a matching resistor R1, one end of the matching resistor R1 is connected with the reset pin NRST of the singlechip, and the other end of the matching resistor R1 is connected with a reset output pin/NESET of the watchdog chip, so that the voltage value of the high and low level of the reset pin NRST of the singlechip and the time for keeping the low level meet the reset requirement of the reset pin NRST of the singlechip; therefore, the program can be upgraded and burned without being influenced by the resistance-capacitance value matched with the watchdog circuit and the periphery and without modifying or changing any device or layout of the circuit board in the program burning process.

Description

Circuit with no mutual interference between external watchdog and program burning
The invention belongs to the technical field of reset circuits, and particularly relates to a circuit with an external watchdog and program burning noninterference.
Background
Due to the limitation of the self anti-interference capability of the single chip microcomputer and the interference influence of various factors, the single chip microcomputer is easy to crash in use, although various watchdog reset circuits can be added, the automatic restart of the single chip microcomputer is ensured under the condition of crash; when the program is burned, the singlechip is resetThe voltage value of the pin NRST is required to be lower than 0.8V when the pin level is low, higher than 2V when the pin level is high, and the reset pin is required to be maintained at the low level for a period of time T when the reset pin is pulled downNRSTThe reset pin can be normally used; because the reset pin of the singlechip and the reset output pin of the watchdog chip have equivalent resistance RPUAnd RWDGAnd a resistance-capacitance reset circuit (a resistance-capacitance reset circuit composed of R4 and C4 in fig. 1) is connected to the NRST reset pin, when the value of the matching resistor R1 is 0 or the resistance value is not calculated, the NRST level of the reset pin changes at high and low levels during program burning, but the time for maintaining the low level is longer than the time for resetting the reset pin of the singlechip, so that the program can not be burned successfully under the condition that the watchdog circuit operates; at present, a common operation mode adopts a jumper resistor to disconnect a watchdog reset pin, or adopts a special burner tool to burn a program in a chip in advance, and when the program is burned again under the conditions of subsequent program upgrading optimization and the like, the program cannot be burned successfully, debugging and maintenance of later-stage equipment are not facilitated, and equipment intellectualization is also not facilitated.
Disclosure of Invention
The invention aims to provide a watchdog reset circuit for a single chip microcomputer, which can automatically respond to operation to reset and restart the single chip microcomputer under the condition that the single chip microcomputer is halted, and can perform subsequent program upgrading or optimization under the condition that a circuit board is complete.
In order to achieve the purpose, the invention is realized by the following technical scheme:
the utility model provides an outside watchdog burns with procedure and burns record mutual noninterference circuit, burns with the procedure that the singlechip is connected including singlechip, outside watchdog chip and, the reset pin NRST of singlechip connects resistance-capacitance reset circuit, still includes matched resistance R1, the reset pin NRST of singlechip is connected to matched resistance R1's one end, and the other end links to each other with reset output foot/NESET of watchdog chip, makes the reset pin NRST of singlechipThe voltage value of the high level and the low level of the reset pin NRST meets the high level and the low level range value defined by a chip, the time for lasting the low level is longer than the minimum reset duration time required by the reset pin NRST of the singlechip, taking the input voltage Vcc as 3.3V as an example, a chip data manual specifies that the voltage value of the high level of the reset pin NRST is in the range of 0.7Vcc-Vcc and the low level is lower than 0.8V, and the continuous low level of the reset pin NRST of the singlechip is more than TNRST，TNRSTThe minimum reset duration of the single chip microcomputer at low level.
Preferably, the method for calculating the matching resistance comprises: the reset pin NRST of the singlechip is at low level, and the calculation formula of the matching resistor R1 is as follows: 1/R is 1/(R1+ R)WDG)+1/R4+1/RPU，RPUThe internal equivalent pull-up resistor of the reset pin NRST of the singlechip, R is the equivalent resistor of the whole circuit, RWDGR4 is the resistance of the RC reset circuit for the internal equivalent resistance of the reset output pin/NESET of the watchdog chip.
Preferably, the watchdog chip resets the internal equivalent resistance R of the output pin/NESETWDGThe calculating method of (2): firstly, setting the value of a matching resistor R1 as 0, setting the level value of a watchdog manual reset pin/MR to be low, and outputting low level by a watchdog chip reset output pin/NESET pin, so that a resistor R4 of a resistance-capacitance reset circuit and an internal equivalent resistor R of the watchdog chip reset output pin/NESETWDGForming a series circuit, measuring the voltage on a resistor R4 of the resistance-capacitance reset circuit, and calculating to obtain R according to the voltage division characteristic after the resistors are connected in seriesWDGThe value is obtained.
Preferably, the calculation method of the equivalent resistance R of the whole circuit is: calculating the equivalent resistance R value of the whole circuit through a calculation formula of a voltage value Vt at a certain time t in the charging and discharging processes of a capacitor C4 of the resistance-capacitance reset circuit, wherein the Vt calculation formula is as follows: vt ═ V0+ (Vu-V0) ([ 1-exp (-t/RC)]Wherein, V0 is the initial voltage value of the capacitor C4 of the rc reset circuit, Vu is the full-charge end voltage value of the capacitor C4, C is the capacitance value of the capacitor C4, and T is greater than TNRST，TNRSTThe minimum reset time of the singlechip at low level.
Preferably, in the charging process of the capacitor C4 of the rc reset circuit, in the initial state, V0 is 0, and the charging limit voltage Vu is set, so that at any time t, the time value required when the voltage value is Vt is: t ═ RCLn [ E/(Vu-Vt) ]; in the discharging process of the capacitor C4 of the rc reset circuit, the voltage of the capacitor C4 before discharging is 0V until the discharging is completed, so that the time t required for the voltage value Vt to be RCLn [ V0/Vt ] at any time t.
The invention has the beneficial technical effects that: the condition of the range value of the high and low levels of the NRST reset pin of the singlechip is combined with equivalent resistors R4 and RPUAnd RWDGAnd the range value of the NRST pin low level value maintaining time t calculates the value of the matching resistor R1 (the value belongs to a range value), and then the RC circuit calculates the time of the single chip microcomputer reset pin maintaining at the low level, so that the voltage value of the high level and the low level of the single chip microcomputer reset pin NRST and the time of the continuous low level meet the reset requirement of the single chip microcomputer reset pin NRST, thereby realizing the program upgrading and burning without being influenced by the watchdog circuit and the peripheral matched resistance-capacitance value and modifying or changing any device or layout of the circuit board in the program burning.
Drawings
FIG. 1 is a circuit schematic of the present invention;
FIG. 2 is an equivalent circuit of the overall circuit equivalent resistance R in an embodiment of the present invention;
FIG. 3 is a graph of the calculated resistance R in an embodiment of the present inventionWDGThe equivalent circuit of time.
Detailed Description
The technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the drawings in the embodiments of the present invention, and it is obvious that the described embodiments are only a part of the embodiments of the present invention, and not all of the embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
The following provides a more detailed description of the embodiments of the present application, when taken in conjunction with the accompanying drawings:
as shown in fig. 1, an external watchdog and program burning non-interfering circuit comprises a single chip microcomputer IC1, an external watchdog chip U1 and a program burning interface P1 connected with the single chip microcomputer, wherein a reset pin NRST of the single chip microcomputer is connected with a resistance-capacitance reset circuit, the external watchdog circuit further comprises a matching resistor R1, one end of the matching resistor R1 is connected with the reset pin NRST of the single chip microcomputer, the other end of the matching resistor R1 is connected with a reset output pin/NESET of the watchdog chip, and the power supply voltages of the two chips are all 3.3V.
Because the equivalent pull-up resistor R exists in the internal part of the reset pin NRST in the singlechip IC1PUR can be inquired through a chip data manualPUThe value is between 30K and 50K, the typical resistance value is 40K, and an equivalent pull-up or an equivalent pull-down resistor R exists inside a/NESET pin of an external watchdog U1 chipWDG。
In the external watchdog chip U1, the watchdog input pin WDI is normally at the intermediate level, neither high nor low, in the normal use, so the/RESET pin level of the external watchdog chip U1 is normally at the high level, and the level is 3.3V. In the single chip microcomputer, because a resistor-capacitor reset circuit is arranged outside an NRST pin, a resistor R4 is pulled up to be connected to 3.3V, a capacitor C4 is pulled down to be connected to the ground, and the level of the NRST pin is 3.3V and is in a high level state.
When a P1 interface is adopted to upgrade and burn codes for a single chip microcomputer, the BOOT0 is grounded through a resistor, meanwhile, the NRST can realize high-low level change, a data manual of the single chip microcomputer chip can know that the NRST pin is defined for high-low levels, 2V to 3.8V and low levels are-0.5V to 0.8V when the NRST pin is at the high level, namely, the voltage value of the NRST pin is increased from 0V to more than 2V, the voltage value of the NRST pin is high level, the chip reset pin is normal, the voltage value of the NRST pin is reduced from 3.3V to less than 0.8V, the voltage value of the NRST pin is low level, and meanwhile, the chip reset pin NRST can be reset when the NRST pin is maintained at the low level for a period of time.
When programming, the level of the reset pin NRST changes from high to low and then from low to high, and in order to make the pin change from normal level, the voltage value of the pin needs to be low when the level of the pin is lowWhen the voltage value is higher than 2V at 0.8V and the high level, and when the reset pin is pulled down, the reset pin can be normally used only if the reset pin is maintained at the low level for a period of time; because the reset pin of the singlechip and the reset output pin of the watchdog chip have equivalent resistance RPUAnd RWDGAnd a resistance-capacitance reset circuit (shown as a resistance-capacitance reset circuit consisting of R4 and C4) is connected outside the NRST reset pin, when the resistance value of R1 is 0 or does not pass through the calculated resistance value, the level of the NRST reset pin changes at high and low levels during program burning, but the time for maintaining the low level of the NRST reset pin is longer than the time required by resetting the single chip microcomputer reset pin, so that the program can not be burnt.
The other condition is that the WDI level of the watchdog input pin is at a high level or a low level, the RESET pin of the watchdog chip U1 is at a low level, and the RESET pin NRST is at a low level under the condition that the resistance value of R1 is 0 or the resistance value is lower, so that the watchdog circuit can RESET the singlechip; when the singlechip IC1 runs abnormally or runs abnormally by an environmental interference program, because the level of a WDI pin of a watchdog input pin is changed into high level or low level from a middle level state or a manual RESET key can be pressed by S1, the level of a/RESET pin of a watchdog chip U1 is triggered to be changed into low level from high level, the current flow of the NRST pin of a RESET pin NRST is 3.3V, the NRST pin passes through R4 and then flows to the ground through R1, the level of the NRST pin of the RESET pin is less than 0.8V, but the time for maintaining the low level of the pin/RESET of the watchdog is TporThe time is longer than the time that the NRST reset pin of the singlechip maintains low level, and the singlechip can be normally reset.
During the calculation of the matching resistance R1, the equivalent resistance R is known to existPU、RWDGAnd R4 resistance value (can take the value of 10K or 5.1K or take the value according to the circuit actual conditions), and reset circuit capacitance value, therefore through the condition of the range value of singlechip NRST reset pin high-low level, combine equivalent resistance R4, RPUAnd RWDGAnd calculating the value of the resistor R1 (the value belongs to a range value) by using the range value of the holding time t of the low level value of the NRST pin, and calculating a single chip by combining with the RC circuitThe time that the reset pin of the single chip microcomputer is maintained at the low level enables the voltage value of the high-low level of the reset pin NRST of the single chip microcomputer and the time of the low level to meet the reset requirement of the reset pin NRST of the single chip microcomputer.
Through actual calculation values, the values of R4, C4 and R1 are confirmed, when a P1 interface is adopted for burning and directly burning the IC1 chip program, the program burning is not affected, and meanwhile, the external watchdog circuit can also be normally used.
The specific calculation of the matching resistance R1 is as follows:
the minimum reset time of the singlechip at low level is TNRSTWhen the singlechip is used for programming a program, the duration time of the reset pin from 0V to 0.7V in the level value is t, and V0 is set as the initial voltage value on a capacitor C4; vu is the full termination voltage value of the capacitor C4; vt is the voltage value on the capacitor at any time t. Then: vt ═ V0+ (Vu-V0) ([ 1-exp (-t/RC)](ii) a Where R is the equivalent resistance of the whole circuit, the specific calculation is as follows:
initially, V0 is 0 and the charge limit voltage Vu is 3.3V, so at any time t, the voltage across the capacitor is:
Vt＝V0+(Vu-V0)*[1-exp(-t/RC)]，
the time required for the voltage value Vt to be calculated by this back-calculation is:
t＝RCLn[E/(Vu-Vt)]；
in the discharge time calculation, since V0 is 3.3V and Vu is 0V, at an arbitrary time t,
the voltage on the capacitor is: vt-3.3 × exp (-t/RC),
from this back-calculation, the time t is RCLn [3.3/Vt ],
in this example, Vt is approximately equal to 1/3Vu (i.e., 0.7V), with exp () above representing an exponent based on e; ln () is a base e logarithm, wherein the time T is less than T during the period from 0 to 3.3V or from 0.8V to 0VNRSTOnly when the program is burned by the singlechip, the watchdog chip and the peripheral RC reset capacitor cannot influence the program burning.
In the above calculation formula, C is C4, and since the value of R4 and C4 is known, an equivalent pull-up resistor R exists inside the NRST pinPUAccording to the chip manual of the single chip microcomputer, firstly, the value of the matching resistor R1 is set to be 0, the level value of the manual reset pin/MR of the watchdog is set to be low, and at the moment, the reset output pin/NESET pin of the watchdog chip outputs low level, so that the resistor R4 of the resistance-capacitance reset circuit and the internal equivalent resistor R of the reset output pin/NESET of the watchdog chip are connected with each otherWDGA series circuit (an equivalent circuit is shown in fig. 3) is formed, the voltage on the resistor R4 of the resistor-capacitor reset circuit is measured, and R is calculated according to the voltage division characteristic after the resistors are connected in seriesWDGThe value is obtained.
Since the value of R1 is calculated when the reset pin NRST is at a low level and the value of R is calculated by the above-described charge/discharge formula, the resistance value of R1 can be calculated.
The steps for calculating R1 here are as follows:
since the reset pin NRST is at a low level, the entire current flow of the circuit is all to the internal pin of the single chip microcomputer NRST. Therefore, the circuit corresponds to three current flows (see fig. 2 for an equivalent circuit diagram), and the specific resistance is calculated as: 1/R is 1/(R1+ R)WDG)+1/R4+1/RPU；
By this formula it is calculated: R1R 4RPU/(R4*RPU-R*RPU-R*R4)-RDWG；
Therefore, the time is calculated by combining RC charging and discharging, and the value of R1 is calculated by backstepping, so that the resistance matching in the circuit can be met, and the effect that the resistance-capacitance value matched between the watchdog circuit and the periphery does not influence the program burning is realized in the program burning.
As shown in fig. 1, an actual circuit is formed by an STM32F103CBT6 single chip IC1, an EM6323+ watchdog chip U1, and corresponding resistors R4, R1, R3, C3, C4, a touch key S1 and a programming port P1 to perform experimental verification.
1. In an experiment, a reset circuit level test can be performed, a WDI pin inputs an intermediate level (for example, about 1.5V), the test results show that pin 1 of U1 is at a high level of 3.3V, the level of an NRST pin of an IC1 pin is greater than 2V, the NRST pin of an IC1 chip can output a high level, the WDI pin inputs a high (or low) level (connected with 3.3V or ground), the test results show that pin 1 of U1 is at a low level, the level of the NRST pin of the IC1 pin is less than 0.8V, and the level of the NRST pin of the IC1 chip is at a low level.
2. When the button S1 is pressed, the test shows that the/RESET pin of U1 is at low level, the NRST pin level of the IC1 pin is less than 0.8V, and the NRST pin level of the IC1 chip is at low level.
According to the test of the steps, when the external watchdog resets the singlechip, the NRST level of the reset pin can be changed at the normal high-low level, when the program is burned by adopting the P1 interface, the program of the singlechip can be burned normally, and the NRST level of the reset pin can be changed at the normal high-low level.

Claims (5)

1. The utility model provides an outside watchdog burns record mutually noninterference circuit with procedure, includes singlechip, outside watchdog chip and burns record the interface with the procedure that the singlechip is connected, the reset pin NRST of singlechip connects resistance-capacitance reset circuit, its characterized in that: the single-chip microcomputer reset circuit further comprises a matched resistor R1, one end of the matched resistor R1 is connected with the reset pin NRST of the single-chip microcomputer, and the other end of the matched resistor R1 is connected with the reset output pin/NESET of the watchdog chip, so that the voltage value of the high and low level of the reset pin NRST of the single-chip microcomputer meets the range value of the high and low level defined by the chip, and the time for keeping the low level is longer than the minimum reset duration required by the reset pin NRST of the single-chip microcomputer.
2. The circuit of claim 1, wherein the value of the matching resistor R1 is calculated as: 1/R is 1/(R1+ R)WDG)+1/R4+1/RPU，RPUThe internal equivalent pull-up resistor of the reset pin NRST of the singlechip, R is the equivalent resistor of the whole circuit, RWDGR4 is the resistance of the RC reset circuit for the internal equivalent resistance of the reset output pin/NESET of the watchdog chip.
3. The circuit of claim 2, wherein the watchdog chip reset output pin/NESET internal equivalent resistor R is configured to be a non-interfering external watchdog circuit with program programmingWDGThe calculating method of (2): firstly, setting the value of a matching resistor R1 as 0The level value of the manual reset pin/MR of the watchdog is set to be low, and the reset output pin/NESET pin of the watchdog chip outputs low level at the moment, so that the resistor R4 of the RC reset circuit and the internal equivalent resistor R of the reset output pin/NESET of the watchdog chipWDGForming a series circuit, measuring the voltage on a resistor R4, and calculating to obtain R according to the voltage division characteristic after the resistors are connected in seriesWDGThe value is obtained.
4. The external watchdog and program burning noninterference circuit of claim 2, wherein the equivalent resistance R of the whole circuit is calculated by: calculating the equivalent resistance R value of the whole circuit through a calculation formula of a voltage value Vt at a certain time t in the charging and discharging processes of a capacitor C4 of the resistance-capacitance reset circuit, wherein the Vt calculation formula is as follows:
Vt＝V0+(Vu-V0)*[1-exp(-t/RC)]wherein, V0 is the initial voltage value of the capacitor C4 of the rc reset circuit, Vu is the full-charge end voltage value of the capacitor C4, C is the capacitance value of the capacitor C4, and T is greater than TNRST，TNRSTThe minimum reset time of the singlechip at low level.
5. The circuit of claim 4, wherein the external watchdog and the program programming do not interfere with each other: in the charging process of the capacitor C4 of the rc reset circuit, in the initial state, V0 is 0, the charging limit voltage Vu, and at any time t, the time value required for the voltage value Vt to be: t ═ RCLn [ E/(Vu-Vt) ]; in the discharging process of the capacitor C4 of the rc reset circuit, the voltage of the capacitor C4 before discharging is V0, Vu is 0V, and at any time t, t is RCLn [ V0/Vt ].
CN202010544241.8A 2020-06-15 2020-06-15 External watchdog and program burning mutual noninterference circuit Active CN111736502B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202010544241.8A CN111736502B (en) 2020-06-15 2020-06-15 External watchdog and program burning mutual noninterference circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202010544241.8A CN111736502B (en) 2020-06-15 2020-06-15 External watchdog and program burning mutual noninterference circuit

Publications (2)

Publication Number Publication Date
CN111736502A true CN111736502A (en) 2020-10-02
CN111736502B CN111736502B (en) 2023-08-01

Family

ID=72649320

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202010544241.8A Active CN111736502B (en) 2020-06-15 2020-06-15 External watchdog and program burning mutual noninterference circuit

Country Status (1)

Country Link
CN (1) CN111736502B (en)

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20050078829A (en) * 2004-02-03 2005-08-08 엘지이노텍 주식회사 Reset circuit
CN202917181U (en) * 2012-11-14 2013-05-01 安徽安凯汽车股份有限公司 External watchdog and program burn coexisting circuit
CN106873943A (en) * 2017-01-12 2017-06-20 深圳市优必选科技有限公司 Firmware upgrading method of embedded system
CN207676169U (en) * 2017-12-28 2018-07-31 深圳市雍慧电子科技有限公司 A kind of house dog MCU monitoring circuit
CN108376108A (en) * 2018-04-20 2018-08-07 深圳市伊爱高新技术开发有限公司 A kind of reset circuit based on house dog
CN109696903A (en) * 2018-12-11 2019-04-30 东风汽车集团有限公司 A kind of functional safety circuit and control method for automobile controller

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20050078829A (en) * 2004-02-03 2005-08-08 엘지이노텍 주식회사 Reset circuit
CN202917181U (en) * 2012-11-14 2013-05-01 安徽安凯汽车股份有限公司 External watchdog and program burn coexisting circuit
CN106873943A (en) * 2017-01-12 2017-06-20 深圳市优必选科技有限公司 Firmware upgrading method of embedded system
CN207676169U (en) * 2017-12-28 2018-07-31 深圳市雍慧电子科技有限公司 A kind of house dog MCU monitoring circuit
CN108376108A (en) * 2018-04-20 2018-08-07 深圳市伊爱高新技术开发有限公司 A kind of reset circuit based on house dog
CN109696903A (en) * 2018-12-11 2019-04-30 东风汽车集团有限公司 A kind of functional safety circuit and control method for automobile controller

Also Published As

Publication number Publication date
CN111736502B (en) 2023-08-01

Similar Documents

Publication Publication Date Title
CN101419565B (en) Opening/closing control device for computer motherboard
CN106528237A (en) Micro control unit (MCU) start mode selection circuit and MCU code upgrading method based on same
CN110221935B (en) FPGA loading configuration problem checking method based on LDO
TWI528285B (en) Manufacturing system and firmware burning method
CN111045930A (en) Method and system for downloading and debugging optical module code
US7583105B2 (en) Pull-up circuit
CN111736502A (en) Circuit with no mutual interference between external watchdog and program burning
EP1952214A1 (en) Device and method for compensating for voltage drops
CN111580442A (en) Mutual noninterference reset circuit
CN100463321C (en) Circuit for preventing chip from misoperation
TWI474615B (en) Delay circuit
TWI439715B (en) Power-reset test fixture
Orr et al. A systematic method to characterize the soft-failure susceptibility of the I/Os on an integrated circuit due to electrostatic discharge
DE102005051623A1 (en) Battery detection system
CN116301999A (en) Upgrading method and device and hardware logic device
CN202916806U (en) Keyboard port switching device
CN105608278A (en) Power-on sequence configuration method based on OpenPower platform
CN208654778U (en) A kind of OTA upgrading circuit
CN209218065U (en) A simple Baud rate generator
TW201426287A (en) Power on/off testing circuit
CN210624841U (en) Reset circuit, control circuit and air conditioner
TW201329473A (en) Method of generating integrated circuit model
CN106557105A (en) Voltage regulator circuit
CN211956192U (en) Mutual noninterference reset circuit
CN220107659U (en) Power supply device and power supply

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant