CN111638745B - Low dropout regulator of NMOS output power tube - Google Patents
Low dropout regulator of NMOS output power tube Download PDFInfo
- Publication number
- CN111638745B CN111638745B CN202010578679.8A CN202010578679A CN111638745B CN 111638745 B CN111638745 B CN 111638745B CN 202010578679 A CN202010578679 A CN 202010578679A CN 111638745 B CN111638745 B CN 111638745B
- Authority
- CN
- China
- Prior art keywords
- nmos
- tube
- transistor
- pmos
- drain
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
- G05F1/10—Regulating voltage or current
- G05F1/46—Regulating voltage or current wherein the variable actually regulated by the final control device is dc
- G05F1/56—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices
- G05F1/565—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices sensing a condition of the system or its load in addition to means responsive to deviations in the output of the system, e.g. current, voltage, power factor
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Electromagnetism (AREA)
- General Physics & Mathematics (AREA)
- Radar, Positioning & Navigation (AREA)
- Automation & Control Theory (AREA)
- Continuous-Control Power Sources That Use Transistors (AREA)
Abstract
The invention provides a low dropout regulator of an NMOS (N-channel metal oxide semiconductor) output power tube, which comprises a low dropout regulator unit and a current detection unit, wherein the current detection unit comprises a second NMOS tube, a first PMOS tube and a second PMOS tube, the grid electrode of the second NMOS tube is connected with the grid electrode of the first NMOS tube, the source electrode of the second NMOS tube is connected with the source electrode of the first NMOS tube, the drain electrode of the second NMOS tube is connected with the drain electrode of the second PMOS tube, the source electrode of the second PMOS tube is connected with an input voltage, the grid electrode of the second PMOS tube is connected with the grid electrode of the first PMOS tube, and the source electrode of the first PMOS tube is connected with the input voltage. The low dropout regulator of the NMOS output power tube can detect the output current of the low dropout regulator unit, thereby improving the load regulation rate of the low dropout regulator unit according to the output current.
Description
Technical Field
The invention relates to the technical field of low dropout regulators, in particular to a low dropout regulator of an NMOS output power tube.
Background
The low dropout regulator comprises an output power period, a feedback network and an error amplifier, and the output current of the low dropout regulator has a large variation range along with the load condition, so that the stability of a circuit, the working temperature, the stability of output voltage and the like are influenced.
The power output variation caused by the variation of the output current can be described by a Load Regulation (Load Regulation) index, and can be expressed by the following formula: load Regulation ═ Vfl-Vml |/Vhl x 100%, Vfl and Vml are output voltages at full Load and minimum Load, respectively, of the low dropout regulator, and Vhl is an output voltage at half Load. The load is increased, the output voltage is reduced, conversely, the load is reduced, and the output voltage is increased, so that the smaller the load regulation rate is, the stronger the capability of the low dropout voltage regulator for inhibiting load interference is. However, the current detection circuit and the load adjustment circuit of the low dropout regulator aiming at the NMOS output power tube are lacked in the prior art.
Therefore, there is a need to provide a new low dropout regulator of NMOS output power transistor to solve the above problems in the prior art.
Disclosure of Invention
The invention aims to provide a low dropout regulator of an NMOS (N-channel metal oxide semiconductor) output power tube, which detects the magnitude of output current so as to improve the load regulation rate of the low dropout regulator.
In order to achieve the above object, the low dropout regulator of the NMOS output power transistor of the present invention comprises:
the low-dropout voltage stabilizing unit comprises an error amplifying circuit, a first NMOS (N-channel metal oxide semiconductor) tube and a feedback network, wherein the output end of the error amplifying circuit is connected with the grid electrode of the first NMOS tube, the input end of the error amplifying circuit is connected with the output end of the feedback network, the drain electrode of the first NMOS tube is connected with an input voltage, the source electrode of the first NMOS tube is connected with the input end of the feedback network, and the grounding end of the feedback network is grounded;
the current detection unit comprises a second NMOS tube, a first PMOS tube and a second PMOS tube, wherein the grid electrode of the second NMOS tube is connected with the grid electrode of the first NMOS tube, the source electrode of the second NMOS tube is connected with the source electrode of the first NMOS tube, the drain electrode of the second NMOS tube is connected with the drain electrode of the second PMOS tube, the source electrode of the second PMOS tube is connected with an input voltage, the grid electrode of the second PMOS tube is connected with the grid electrode of the first PMOS tube, and the source electrode of the first PMOS tube is connected with the input voltage;
wherein the error amplifying circuit comprises one of an error amplifier or an error amplification adjusting circuit,
when the error amplifying circuit is the error amplifier, the drain electrode of the first PMOS tube is connected with the output end of the feedback network;
when the error amplifying circuit is the error amplifier, the low dropout regulator of the NMOS output power transistor further includes a reference voltage adjusting circuit, an output terminal of the reference voltage adjusting circuit is connected with an input terminal of the error amplifier, and an input terminal of the reference voltage adjusting circuit is connected with a drain electrode of the first PMOS transistor;
when the error amplifying circuit is an error amplifying and adjusting circuit, the drain electrode of the first PMOS tube is connected with the input end of the error amplifying and adjusting circuit.
The invention has the beneficial effects that: the current detection unit comprises a second NMOS tube, a first PMOS tube and a second PMOS tube, wherein a grid electrode of the second NMOS tube is connected with a grid electrode of the first NMOS tube, a source electrode of the second NMOS tube is connected with a source electrode of the first NMOS tube, a drain electrode of the second NMOS tube is connected with a drain electrode of the second PMOS tube, a source electrode of the second PMOS tube is connected with input voltage, a grid electrode of the second PMOS tube is connected with a grid electrode of the first PMOS tube, and a source electrode of the first PMOS tube is connected with the input voltage, so that the output current of the low-dropout voltage stabilization unit can be detected, and the load regulation rate of the low-dropout voltage stabilization unit is improved according to the output current.
Preferably, the current detection unit further includes a third PMOS transistor and a third NMOS transistor, a source of the third PMOS transistor is connected to the gate of the first PMOS transistor and the gate of the second PMOS transistor and then connected to the input voltage, a drain of the third PMOS transistor is grounded, a gate of the third PMOS transistor is connected to the source of the third NMOS transistor and then grounded, a drain of the third NMOS transistor is connected to the input voltage, and a gate of the third NMOS transistor is connected to the drain of the second PMOS transistor.
Further preferably, the reference voltage adjusting circuit includes a third resistor and a fourth resistor, one end of the third resistor is connected to the input voltage and the input terminal of the error amplifier, the other end of the third resistor is connected to one end of the fourth resistor and the output terminal of the current detecting unit, and the other end of the fourth resistor is grounded. The beneficial effects are that: the reference voltage adjusting circuit can adjust the reference voltage of the error amplifier according to the output current detected by the current detection unit, so that the load adjustment rate of the low dropout voltage stabilizing unit is improved.
Further preferably, the error amplification and adjustment circuit includes a fourth PMOS transistor, a fifth PMOS transistor, a sixth PMOS transistor, a seventh PMOS transistor, a fourth NMOS transistor, and a fifth NMOS transistor, a source of the fourth PMOS transistor is connected to a source of the fifth PMOS transistor, a gate of the fourth PMOS transistor is connected to a reference voltage, a drain of the fourth PMOS transistor is connected to an output terminal of the current detection unit through a first line, a source of the fifth PMOS transistor is connected to an input voltage, a gate of the fifth PMOS transistor is connected to an output terminal of the feedback network, a drain of the fifth PMOS transistor is connected to a source of the fifth NMOS transistor, a source of the fifth NMOS transistor is grounded, a gate of the fifth NMOS transistor is connected to a gate of the fourth NMOS transistor, a source of the fourth NMOS transistor is grounded after being connected to the first line, a drain of the fifth NMOS transistor is connected to a drain of the seventh PMOS transistor and a gate of the first NMOS transistor, the source electrode of the seventh PMOS tube is connected with the input voltage, the grid electrode of the seventh PMOS tube is connected with the grid electrode of the sixth PMOS tube, the source electrode of the sixth PMOS tube is connected with the input voltage, the drain electrode of the sixth PMOS tube is connected with the drain electrode of the fourth NMOS tube, and the grid electrode and the drain electrode of the sixth PMOS tube are in short circuit. The beneficial effects are that: the error amplification adjusting circuit can adjust according to the output current detected by the current detection unit, and replaces an error amplifier in the prior art, so that the load adjustment rate of the low dropout voltage regulator unit can be improved.
Further preferably, the error amplification and adjustment circuit includes a fourth PMOS transistor, a fifth PMOS transistor, a sixth PMOS transistor, a seventh PMOS transistor, a fourth NMOS transistor, a fifth NMOS transistor, a sixth NMOS transistor, a seventh NMOS transistor, an eighth NMOS transistor, and a ninth NMOS transistor, wherein a source of the fourth PMOS transistor is connected to a source of the fifth PMOS transistor, a gate of the fifth PMOS transistor is connected to a reference voltage, a drain of the fourth PMOS transistor is connected to a drain of the seventh NMOS transistor, a drain of the seventh NMOS transistor is shorted to a gate, a gate of the seventh NMOS transistor is connected to a gate of the eighth NMOS transistor, a drain of the eighth NMOS transistor is connected to a source of the fourth NMOS transistor, a gate of the fourth NMOS transistor is connected to a gate of the fifth NMOS transistor, a drain of the fourth NMOS transistor is connected to a drain of the sixth PMOS transistor, a source of the sixth PMOS transistor is connected to an input voltage, and a drain and a gate of the sixth PMOS transistor are shorted to a gate, the grid electrode of the sixth PMOS tube is connected with the grid electrode of the seventh PMOS tube, the source electrode of the seventh PMOS tube is connected with input voltage, the drain electrode of the seventh PMOS tube is connected with the grid electrode of the first NMOS tube and the drain electrode of the fifth NMOS tube, the source electrode of the fifth NMOS tube is connected with the output end of the current detection unit and the drain electrode of the ninth NMOS tube, the grid electrode of the ninth NMOS tube is connected with the grid electrode of the sixth NMOS tube, the drain electrode of the sixth NMOS tube is in short circuit with the grid electrode, the drain electrode of the sixth NMOS tube is connected with the drain electrode of the fifth PMOS tube, the grid electrode of the fifth PMOS tube is connected with the output end of the feedback network, and the source electrodes of the sixth NMOS tube, the seventh NMOS tube, the eighth NMOS tube and the ninth NMOS tube are all grounded. The beneficial effects are that: the error amplification adjusting circuit can adjust according to the output current detected by the current detection unit, and replaces an error amplifier in the prior art, so that the load adjustment rate of the low dropout voltage regulator unit can be improved.
Drawings
FIG. 1 is a schematic circuit diagram of a low dropout voltage regulator unit according to the present invention;
FIG. 2 is a schematic diagram of a low dropout regulator with an NMOS output power transistor according to some embodiments of the present invention;
FIG. 3 is a schematic diagram of a low dropout regulator with an NMOS output power transistor according to some embodiments of the present invention;
FIG. 4 is a schematic diagram of a low dropout regulator with an NMOS output power transistor according to some preferred embodiments of the present invention;
FIG. 5 is a schematic diagram of a low dropout regulator with an NMOS output power transistor according to some preferred embodiments of the present invention;
FIG. 6 is a schematic diagram of a low dropout regulator with an NMOS output power transistor according to some embodiments of the present invention;
FIG. 7 is a schematic diagram of a low dropout regulator with an NMOS output power transistor according to some preferred embodiments of the present invention;
FIG. 8 is a schematic diagram of a low dropout regulator with an NMOS output power transistor according to some embodiments of the present invention;
fig. 9 shows a low dropout regulator with NMOS output power transistors according to some preferred embodiments of the present invention.
Detailed Description
In order to make the objects, technical solutions and advantages of the present invention clearer, the technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the accompanying drawings of the present invention, and it is obvious that the described embodiments are some, but not all embodiments of the present invention. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention. Unless defined otherwise, technical or scientific terms used herein shall have the ordinary meaning as understood by one of ordinary skill in the art to which this invention belongs. As used herein, the word "comprising" and similar words are intended to mean that the element or item listed before the word covers the element or item listed after the word and its equivalents, but does not exclude other elements or items.
For solving the problems in the prior art, an embodiment of the present invention provides a low dropout regulator of an NMOS output power transistor, and referring to fig. 1 to fig. 9, the low dropout regulator of the NMOS output power transistor includes a low dropout regulator unit 10 and a current detection unit 20, the low dropout regulator unit 10 includes an error amplification circuit, 11 a first NMOS transistor 12 and a feedback network 13, an output terminal of the error amplification circuit 11 is connected to a gate of the first NMOS transistor 12, an input terminal of the error amplification circuit 11 is connected to an output terminal of the feedback network 13, a drain of the first NMOS transistor 12 is connected to an input voltage, a source of the first NMOS transistor 11 is connected to an input terminal of the feedback network 13, and a ground terminal of the feedback network 13 is grounded. Specifically, the feedback network 13 includes a first resistor 131 and a second resistor 132, one end of the first resistor 131 is connected to the source of the first NMOS transistor 12, the other end of the first resistor 131 is connected to the second resistor 132, and the other end of the second resistor 132 is grounded.
In some embodiments, referring to fig. 2 and 4, the error amplifying circuit is an error amplifier 14, and an output terminal of the current detecting unit 20 is connected to an output terminal of the feedback network 13. Specifically, the output terminal of the error amplifier 14 is connected to the gate of the first NMOS transistor 12, the positive phase of the error amplifier 14 is connected to the reference voltage, and the negative phase of the error amplifier 14 is connected to one end of the first resistor 131 and one end of the second resistor 132.
In some embodiments, referring to fig. 2, 3, 6 and 8, the current detection unit 20 includes a second NMOS transistor 21, a first PMOS transistor 22 and a second PMOS transistor 23, a gate of the second NMOS transistor 21 is connected to a gate of the first NMOS transistor 12, a source of the second NMOS transistor 21 is connected to a source of the first NMOS transistor 12, a drain of the second NMOS transistor 21 is connected to a drain of the second PMOS transistor 23, a source of the second PMOS transistor 23 is connected to an input voltage, a gate of the second PMOS transistor 23 is connected to a gate of the first PMOS transistor 22, a source of the first PMOS transistor 22 is connected to the input voltage, and a gate and a drain of the second PMOS transistor 21 are shorted.
In some preferred embodiments, referring to fig. 4 and 5, the current detection unit 20 further includes a third PMOS transistor 24 and a third NMOS transistor 25, a source of the third PMOS transistor 24 is connected to a gate of the first PMOS transistor 22 and a gate of the second PMOS transistor 22 and then connected to an input voltage, a drain of the third PMOS transistor 24 is grounded, a gate of the third PMOS transistor 24 is connected to a source of the third NMOS transistor 25 and then grounded, a drain of the third NMOS transistor 25 is connected to an input voltage, and a gate of the third NMOS transistor 25 is connected to a drain of the second PMOS transistor 23.
Specifically, referring to fig. 2 and 4, the drain of the first PMOS transistor 22 is connected to one end of the first resistor 131 and one end of the second resistor 132.
In some embodiments, the error amplifying circuit is an error amplifier, the low dropout regulator of the NMOS output power transistor further includes a reference voltage adjusting circuit, an output terminal of the reference voltage adjusting circuit is connected to an input terminal of the error amplifier, and an input terminal of the reference voltage adjusting circuit is connected to a drain of the first PMOS transistor.
In some embodiments, referring to fig. 3 and 5, the reference voltage adjusting circuit 30 includes a third resistor 31 and a fourth resistor 32, one end of the third resistor 31 is connected to the input voltage and the non-inverting input terminal of the error amplifier 14, the other end of the third resistor 31 is connected to one end of the fourth resistor 32 and the output terminal of the current detecting unit 20, and the other end of the fourth resistor 32 is connected to ground.
Specifically, referring to fig. 3 and 5, the drain of the first PMOS transistor 22 is connected to one end of the third resistor 31 and one end of the fourth resistor 32.
In some embodiments, the error amplifying circuit is an error amplifying and adjusting circuit, and the drain of the first PMOS transistor is connected to the input terminal of the error amplifying and adjusting circuit.
In some embodiments, referring to fig. 6 and 7, the error amplification and adjustment circuit 15 includes a fourth PMOS transistor 151, a fifth PMOS transistor 152, a sixth PMOS transistor 153, a seventh PMOS transistor 154, a fourth NMOS transistor 155, and a fifth NMOS transistor 156, a source of the fourth PMOS transistor 151 is connected to a source of the fifth PMOS transistor 152, a gate of the fourth PMOS transistor 151 is connected to a reference voltage, a drain of the fourth PMOS transistor 151 is connected to the output terminal of the current detection unit 20 through the first line 1511, a source of the fifth PMOS transistor 152 is connected to an input voltage, a gate of the fifth PMOS transistor 152 is connected to the output terminal of the feedback network 13, a drain of the fifth PMOS transistor 152 is connected to the source of the fifth NMOS transistor 156, a source of the fifth NMOS transistor 156 is connected to ground, a gate of the fifth NMOS transistor 156 is connected to the gate of the fourth NMOS transistor 155, a source of the fourth NMOS transistor 155 is connected to the first line 1511 and then connected to ground, the drain of the fifth NMOS transistor 156 is connected to the drain of the seventh PMOS transistor 154 and the gate of the first NMOS transistor 12, the source of the seventh PMOS transistor 154 is connected to the input voltage, the gate of the seventh PMOS transistor 154 is connected to the gate of the sixth PMOS transistor 153, the source of the sixth PMOS transistor 153 is connected to the input voltage, the drain of the sixth PMOS transistor 153 is connected to the drain of the fourth NMOS transistor 155, and the gate and the drain of the sixth PMOS transistor 153 are shorted.
Specifically, referring to fig. 6 and 7, the drain of the fourth PMOS transistor 151 is connected to the drain of the first PMOS transistor 22 through the first line 1511, and the gate of the fifth PMOS transistor 152 is connected to one end of the first resistor 131 and one end of the second resistor 132.
In some embodiments, referring to fig. 8 and 9, the error amplification and adjustment circuit includes a fourth PMOS transistor 151, a fifth PMOS transistor 152, a sixth PMOS transistor 153, a seventh PMOS transistor 154, a fourth NMOS transistor 155, a fifth NMOS transistor 156, a sixth NMOS transistor 157, a seventh NMOS transistor 158, an eighth NMOS transistor 159, and a ninth NMOS transistor 160, a source of the fourth PMOS transistor 151 and a source of the fifth PMOS transistor 152 are connected, a gate of the fifth PMOS transistor 152 is connected to a reference voltage, a drain of the fourth PMOS transistor 151 and a drain of the seventh NMOS transistor 158 are connected, a drain of the seventh NMOS transistor 158 is shorted with a gate, a gate of the seventh NMOS transistor 158 and a gate of the eighth NMOS transistor 159 are connected, a drain of the eighth NMOS transistor 159 and a source of the fourth NMOS transistor 155 are connected, a gate of the fourth NMOS transistor 155 and a gate of the fifth NMOS transistor 156 are connected, a drain of the fourth NMOS transistor 155 and a drain of the sixth PMOS transistor 155 and a drain of the sixth NMOS transistor 153 are connected, the source of the sixth PMOS transistor 153 is connected to the input voltage, the drain and the gate of the sixth PMOS transistor 153 are shorted, the gate of the sixth PMOS transistor 153 is connected to the gate of the seventh PMOS transistor 154, the source of the seventh PMOS transistor 154 is connected to the input voltage, the drain of the seventh PMOS transistor 154 is connected to the gate of the first NMOS transistor 12 and the drain of the fifth NMOS transistor 156, the source of the fifth NMOS transistor 156 is connected to the output of the current detection unit and the drain of the ninth NMOS transistor 160, the gate of the ninth NMOS transistor 160 is connected to the gate of the sixth NMOS transistor 157, the drain and the gate of the sixth NMOS transistor 157 are shorted, the drain of the sixth NMOS transistor 157 is connected to the drain of the fifth PMOS transistor 152, the gate of the fifth PMOS transistor 152 is connected to the output end of the feedback network, and the sources of the sixth NMOS transistor 157, the seventh NMOS transistor 158, the eighth NMOS transistor 159, and the ninth NMOS transistor 160 are all grounded.
Specifically, referring to fig. 8 and 9, the source of the fifth NMOS transistor 156 is connected to the drain of the first PMOS transistor, and the gate of the fifth PMOS transistor 152 is connected to one end of the first resistor 131 and one end of the second resistor 132.
Although the embodiments of the present invention have been described in detail hereinabove, it is apparent to those skilled in the art that various modifications and variations can be made to these embodiments. However, it is to be understood that such modifications and variations are within the scope and spirit of the present invention as set forth in the following claims. Moreover, the invention as described herein is capable of other embodiments and of being practiced or of being carried out in various ways.
Claims (4)
1. A low dropout regulator of an NMOS output power tube is characterized by comprising:
the low-dropout voltage stabilizing unit comprises an error amplifying circuit, a first NMOS (N-channel metal oxide semiconductor) tube and a feedback network, wherein the output end of the error amplifying circuit is connected with the grid electrode of the first NMOS tube, the input end of the error amplifying circuit is connected with the output end of the feedback network, the drain electrode of the first NMOS tube is connected with an input voltage, the source electrode of the first NMOS tube is connected with the input end of the feedback network, and the grounding end of the feedback network is grounded;
the current detection unit comprises a second NMOS tube, a first PMOS tube and a second PMOS tube, wherein the grid electrode of the second NMOS tube is connected with the grid electrode of the first NMOS tube, the source electrode of the second NMOS tube is connected with the source electrode of the first NMOS tube, the drain electrode of the second NMOS tube is connected with the drain electrode of the second PMOS tube, the source electrode of the second PMOS tube is connected with an input voltage, the grid electrode of the second PMOS tube is connected with the grid electrode of the first PMOS tube, and the source electrode of the first PMOS tube is connected with the input voltage;
wherein the error amplifying circuit comprises one of an error amplifier or an error amplification adjusting circuit,
when the error amplifying circuit is the error amplifier, the drain electrode of the first PMOS tube is connected with the output end of the feedback network;
when the error amplifying circuit is the error amplifier, the low dropout regulator of the NMOS output power transistor further includes a reference voltage adjusting circuit, an output end of the reference voltage adjusting circuit is connected to an input end of the error amplifier, an input end of the reference voltage adjusting circuit is connected to a drain electrode of the first PMOS transistor, the reference voltage adjusting circuit includes a third resistor and a fourth resistor, one end of the third resistor is connected to an input voltage and an input end of the error amplifier, the other end of the third resistor is connected to one end of the fourth resistor and the drain electrode of the first PMOS transistor, and the other end of the fourth resistor is grounded;
when the error amplifying circuit is an error amplifying and adjusting circuit, the drain electrode of the first PMOS tube is connected with the input end of the error amplifying and adjusting circuit.
2. The low dropout regulator of the NMOS output power transistor of claim 1, wherein the current detection unit further comprises a third PMOS transistor and a third NMOS transistor, wherein a source of the third PMOS transistor is connected to a gate of the first PMOS transistor and a gate of the second PMOS transistor and then connected to an input voltage, a drain of the third PMOS transistor is grounded, a gate of the third PMOS transistor is connected to a source of the third NMOS transistor and then grounded, a drain of the third NMOS transistor is connected to an input voltage, and a gate of the third NMOS transistor is connected to a drain of the second PMOS transistor.
3. The low dropout regulator of an NMOS output power transistor according to claim 1 or 2, wherein the error amplification and adjustment circuit comprises a fourth PMOS transistor, a fifth PMOS transistor, a sixth PMOS transistor, a seventh PMOS transistor, a fourth NMOS transistor and a fifth NMOS transistor, wherein a source of the fourth PMOS transistor is connected to a source of the fifth PMOS transistor, a gate of the fourth PMOS transistor is connected to a reference voltage, a drain of the fourth PMOS transistor is connected to an output terminal of the current detection unit through a first line, a source of the fifth PMOS transistor is connected to an input voltage, a gate of the fifth PMOS transistor is connected to an output terminal of the feedback network, a drain of the fifth PMOS transistor is connected to a source of the fifth NMOS transistor, a source of the fifth NMOS transistor is grounded, a gate of the fifth NMOS transistor is connected to a gate of the fourth NMOS transistor, a source of the fourth NMOS transistor is grounded after being connected to the first line, the drain electrode of the fifth NMOS tube is connected with the drain electrode of a seventh PMOS tube and the grid electrode of the first NMOS tube, the source electrode of the seventh PMOS tube is connected with input voltage, the grid electrode of the seventh PMOS tube is connected with the grid electrode of the sixth PMOS tube, the source electrode of the sixth PMOS tube is connected with input voltage, the drain electrode of the sixth PMOS tube is connected with the drain electrode of the fourth NMOS tube, and the grid electrode and the drain electrode of the sixth PMOS tube are in short circuit.
4. The low dropout regulator of an NMOS output power transistor according to claim 1 or 2, wherein the error amplification adjustment circuit comprises a fourth PMOS transistor, a fifth PMOS transistor, a sixth PMOS transistor, a seventh PMOS transistor, a fourth NMOS transistor, a fifth NMOS transistor, a sixth NMOS transistor, a seventh NMOS transistor, an eighth NMOS transistor, and a ninth NMOS transistor, wherein a source of the fourth PMOS transistor is connected to a source of the fifth PMOS transistor, a gate of the fifth PMOS transistor is connected to a reference voltage, a drain of the fourth PMOS transistor is connected to a drain of the seventh NMOS transistor, a drain of the seventh NMOS transistor is shorted to a gate, a gate of the seventh NMOS transistor is connected to a gate of the eighth NMOS transistor, a drain of the eighth NMOS transistor is connected to a source of the fourth NMOS transistor, a gate of the fourth NMOS transistor is connected to a gate of the fifth NMOS transistor, and a drain of the fourth NMOS transistor is connected to a drain of the sixth PMOS transistor, the source electrode of the sixth PMOS tube is connected with the input voltage, the drain electrode and the grid electrode of the sixth PMOS tube are in short circuit, the grid electrode of the sixth PMOS tube is connected with the grid electrode of the seventh PMOS tube, the source electrode of the seventh PMOS tube is connected with the input voltage, the drain electrode of the seventh PMOS tube is connected with the grid electrode of the first NMOS tube and the drain electrode of the fifth NMOS tube, the source electrode of the fifth NMOS tube is connected with the output end of the current detection unit and the drain electrode of the ninth NMOS tube, the grid electrode of the ninth NMOS tube is connected with the grid electrode of the sixth NMOS tube, the drain electrode and the grid electrode of the sixth NMOS tube are in short circuit, the drain electrode of the sixth NMOS tube is connected with the drain electrode of the fifth PMOS tube, the grid electrode of the fifth PMOS tube is connected with the output end of the feedback network, and the source electrodes of the sixth NMOS tube, the seventh NMOS tube, the eighth NMOS tube and the ninth NMOS tube are all grounded.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202010578679.8A CN111638745B (en) | 2020-06-23 | 2020-06-23 | Low dropout regulator of NMOS output power tube |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202010578679.8A CN111638745B (en) | 2020-06-23 | 2020-06-23 | Low dropout regulator of NMOS output power tube |
Publications (2)
Publication Number | Publication Date |
---|---|
CN111638745A CN111638745A (en) | 2020-09-08 |
CN111638745B true CN111638745B (en) | 2022-02-01 |
Family
ID=72331467
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202010578679.8A Active CN111638745B (en) | 2020-06-23 | 2020-06-23 | Low dropout regulator of NMOS output power tube |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN111638745B (en) |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104460807A (en) * | 2014-12-23 | 2015-03-25 | 电子科技大学 | Low-dropout linear regulator with self-adaptive reference buffer |
CN105138062A (en) * | 2014-05-29 | 2015-12-09 | 展讯通信(上海)有限公司 | System improving load regulation rate of low-pressure-difference linear voltage regulator |
CN108919872A (en) * | 2018-06-25 | 2018-11-30 | 北京集创北方科技股份有限公司 | Low pressure difference linear voltage regulator and its method for stabilizing voltage |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101598670B1 (en) * | 2013-12-04 | 2016-02-29 | 이화여자대학교 산학협력단 | Active Filter Using DC Voltage Source, Clock and Data Recovery circuit and Phase Locked Loop using the Same |
CN104010415B (en) * | 2014-05-20 | 2017-01-04 | 矽力杰半导体技术(杭州)有限公司 | Load current method of adjustment and circuit and the Switching Power Supply with this circuit |
US20190041885A1 (en) * | 2017-08-02 | 2019-02-07 | Vidatronic Inc. | Adaptive bulk-bias technique to improve supply noise rejection, load regulation and transient performance of voltage regulators |
CN208580347U (en) * | 2018-06-25 | 2019-03-05 | 北京集创北方科技股份有限公司 | Low pressure difference linear voltage regulator |
-
2020
- 2020-06-23 CN CN202010578679.8A patent/CN111638745B/en active Active
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN105138062A (en) * | 2014-05-29 | 2015-12-09 | 展讯通信(上海)有限公司 | System improving load regulation rate of low-pressure-difference linear voltage regulator |
CN104460807A (en) * | 2014-12-23 | 2015-03-25 | 电子科技大学 | Low-dropout linear regulator with self-adaptive reference buffer |
CN108919872A (en) * | 2018-06-25 | 2018-11-30 | 北京集创北方科技股份有限公司 | Low pressure difference linear voltage regulator and its method for stabilizing voltage |
Also Published As
Publication number | Publication date |
---|---|
CN111638745A (en) | 2020-09-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN109032241B (en) | Low-dropout linear voltage regulator with current limiting function | |
TWI621934B (en) | Semiconductor device having output compensation | |
CN102681582A (en) | Linear voltage stabilizing circuit with low voltage difference | |
CN104679086A (en) | Quick transient response CMOS (Complementary Metal Oxide Semiconductor) low-dropout regulator | |
CN113359930B (en) | Linear regulator, soft start method, and electronic device | |
CN113467559B (en) | Adaptive dynamic zero compensation circuit applied to LDO (low dropout regulator) | |
CN114705904A (en) | High-precision overcurrent detection circuit | |
CN204515576U (en) | A kind of fast transient response CMOS low pressure difference linear voltage regulator | |
CN112860002A (en) | Instantaneous response linear voltage regulator | |
CN112448568B (en) | Overvoltage clamping circuit | |
US9785163B2 (en) | Regulator | |
CN111490519A (en) | Overvoltage and overcurrent protection chip | |
CN111638745B (en) | Low dropout regulator of NMOS output power tube | |
CN111522385B (en) | Low dropout regulator of PMOS output power tube | |
CN111665893B (en) | Low dropout regulator of NMOS output power tube | |
CN113377144A (en) | Linear voltage regulator circuit without overshoot voltage at output end | |
CN204044342U (en) | Two-way hysteresis comparator circuit and magnetic sensor circuit | |
CN111650987A (en) | Low dropout regulator of PMOS output power tube | |
CN112732000A (en) | Novel transient response enhanced LDO | |
CN115268549B (en) | Circuit for reducing input-output voltage difference of LDO (low dropout regulator) and low dropout regulator | |
US9231525B2 (en) | Compensating a two stage amplifier | |
US7952385B2 (en) | Temperature variance nullification in an inrush current suppression circuit | |
CN114281142B (en) | Off-chip capacitor LDO with high transient response | |
CN210639478U (en) | Dynamic zero compensation low dropout linear regulator and low voltage electronic equipment | |
CN114156852A (en) | Surge current control circuit of LDO linear voltage regulator |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
CB02 | Change of applicant information | ||
CB02 | Change of applicant information |
Address after: 200434 Room 202, building 5, No. 500, Memorial Road, Hongkou District, Shanghai Applicant after: Shanghai Anlu Information Technology Co.,Ltd. Address before: Room 501-504, building 9, Pudong Software Park, 498 GuoShouJing Road, Pudong New Area, Shanghai, 201203 Applicant before: SHANGHAI ANLOGIC INFORMATION TECHNOLOGY Co.,Ltd. |
|
GR01 | Patent grant | ||
GR01 | Patent grant |