CN111522772A - Method and device for configuring service board - Google Patents
Method and device for configuring service board Download PDFInfo
- Publication number
- CN111522772A CN111522772A CN202010343697.8A CN202010343697A CN111522772A CN 111522772 A CN111522772 A CN 111522772A CN 202010343697 A CN202010343697 A CN 202010343697A CN 111522772 A CN111522772 A CN 111522772A
- Authority
- CN
- China
- Prior art keywords
- cpu
- service board
- address
- board
- cpus
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
- G06F15/163—Interprocessor communication
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Software Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
Abstract
The application provides a method and a device for configuring a service board. The service board in the application comprises a plurality of CPUs which run independently, and each CPU can finish the work of the original single CPU service board, so that the service processing capacity of the single service board is greatly improved. In order to be compatible with a service board including multiple CPUs, a frame device enables a main control board to configure and manage each CPU on the service board, the service board and the main control board in the application generate a unique CPU address for each CPU according to the same generation rule and the identification of the service board and the number of CPUs in the service board, and thus the main control board can distinguish each CPU according to the CPU address. During configuration management, the main control board issues a configuration packet carrying a CPU address to the service board, and the control chip in the service board may also forward the configuration packet to the corresponding CPU according to the CPU address.
Description
Technical Field
The present application relates to the field of communications technologies, and in particular, to a method and an apparatus for configuring a service board.
Background
A conventional frame device usually includes a plurality of slot locations, and each slot location may have a board inserted therein. Generally, a board card can be divided into a main control board, a service board and an interface board. The main control board can manage a service board and an interface board, the interface board is used for connecting external equipment, and the service board is used for processing service data.
With the increasing demand of users, the performance requirement on the frame type device is higher and higher, and especially the increase of network data greatly increases the performance requirement on the service board. However, the boxed device slots are limited, and the number of service boards that can be accommodated by each boxed device is also limited. In order to improve the data processing capability of the frame device, it is necessary to improve the processing performance of a single service board.
Disclosure of Invention
In view of the above technical problems, the present application provides a method and an apparatus for configuring a service board, which can be effectively compatible with a multi-CPU service board.
According to a first aspect of the present application, a method for configuring a service board is provided, where the method is applied to a main control board in a frame device, the frame device further includes the service board, and the service board includes a plurality of CPUs, and the method includes:
acquiring the service board identification and the number of CPUs included in the service board;
generating a CPU address for each CPU based on the service board identification and the number of CPUs included in the service board according to a preset generation rule;
and sending a configuration message to the service board aiming at each CPU in the service board, wherein the configuration message carries the CPU address of the CPU, so that the service board forwards the configuration message to the CPU indicated by the CPU address in the configuration message after determining the CPU address of each CPU according to the generation rule, the identification of the service board and the number of CPUs included in the service board.
According to a second aspect of the present application, there is provided another method for configuring a service board, where the method is applied to a control chip of a service board of a frame device, the service board further includes a plurality of CPUs, and the frame device further includes a main control board; the method comprises the following steps:
acquiring a service board identifier of the service board, the number of CPUs (central processing units) included in the service board and ports connected with the CPUs on the chip;
generating a CPU address for each CPU in the service board based on the service board identification and the number of the CPUs according to a preset generation rule, and establishing a corresponding relation between the CPU address and the upper port of the chip;
and receiving a configuration message sent by the main control board, searching a port corresponding to the CPU address carried in the configuration message in the corresponding relation, and sending the configuration message to the CPU indicated by the CPU address through the port.
According to a third aspect of the present application, there is provided a device for service board configuration, where the device is applied to a main control board in a frame device, the frame device further includes a service board, the service board includes multiple CPUs, and the device includes:
a first information obtaining unit, configured to obtain the service board identifier and the number of CPUs included in the service board;
the first address generation unit is used for generating a CPU address for each CPU based on the service board identification and the number of CPUs included in the service board according to a preset generation rule;
and a configuration packet sending unit, configured to send a configuration packet to the service board for each CPU in the service board, where the configuration packet carries a CPU address of the CPU, so that the service board forwards the configuration packet to a CPU indicated by the CPU address in the configuration packet after determining, according to the generation rule, the CPU address of each CPU according to the identifier of the service board and the number of CPUs included in the service board.
According to a fourth aspect of the present application, there is provided another apparatus for configuring a service board, where the apparatus is applied to a control chip of a service board of a frame device, the service board further includes a plurality of CPUs, and the frame device further includes a main control board; the device includes:
a second information obtaining unit, configured to obtain a service board identifier of the service board, the number of CPUs included in the service board, and ports connected to the CPUs on the chip;
a second address generating unit, configured to generate, according to a preset generating rule, a CPU address for each CPU in the service board based on the service board identifier and the number of CPUs, and establish a corresponding relationship between the CPU address and the port on the chip;
and the configuration message receiving unit is used for receiving the configuration message issued by the main control board, searching a port corresponding to the CPU address carried in the configuration message in the corresponding relation, and sending the configuration message to the CPU indicated by the CPU address through the port.
The service board in the application comprises a plurality of CPUs which run independently, and each CPU can finish the work of the original single CPU service board, so that the service processing capacity of the single service board is greatly improved.
In order to be compatible with a service board including multiple CPUs, a frame device enables a main control board to configure and manage each CPU on the service board, the service board and the main control board in the application generate a unique CPU address for each CPU according to the same generation rule and the identification of the service board and the number of CPUs in the service board, and thus the main control board can distinguish each CPU according to the CPU address. During configuration management, the main control board issues a configuration packet carrying a CPU address to the service board, and the control chip in the service board may also forward the configuration packet to the corresponding CPU according to the CPU address.
Drawings
In order to more clearly illustrate the embodiments of the present application or the technical solutions in the prior art, the drawings needed to be used in the description of the embodiments or the prior art will be briefly described below, it is obvious that the drawings in the following description are only some embodiments described in the present application, and other drawings can be obtained by those skilled in the art according to the drawings.
Fig. 1 is a hardware configuration diagram of a frame device according to an exemplary embodiment of the present application;
fig. 2 is a hardware configuration diagram of another block device according to an exemplary embodiment of the present application;
FIG. 3 is a flow chart illustrating a method for service board configuration according to an exemplary embodiment of the present application;
FIG. 4 is a block diagram of an apparatus for a service board configuration according to an exemplary embodiment of the present application;
fig. 5 is a block diagram of an apparatus of another service board configuration according to an exemplary embodiment of the present application.
Detailed Description
Reference will now be made in detail to the exemplary embodiments, examples of which are illustrated in the accompanying drawings. When the following description refers to the accompanying drawings, like numbers in different drawings represent the same or similar elements unless otherwise indicated. The embodiments described in the following exemplary embodiments do not represent all embodiments consistent with the present application. Rather, they are merely examples of apparatus and methods consistent with certain aspects of the present application, as detailed in the appended claims.
The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the application. As used in this application and the appended claims, the singular forms "a", "an", and "the" are intended to include the plural forms as well, unless the context clearly indicates otherwise. It should also be understood that the term "and/or" as used herein refers to and encompasses any and all possible combinations of one or more of the associated listed items.
It is to be understood that although the terms first, second, third, etc. may be used herein to describe various information, such information should not be limited to these terms. These terms are only used to distinguish one type of information from another. For example, first information may also be referred to as second information, and similarly, second information may also be referred to as first information, without departing from the scope of the present application. The word "if" as used herein may be interpreted as "at … …" or "when … …" or "in response to a determination", depending on the context.
The frame device is a network device including a plurality of slot locations, each slot location can be inserted with a board card, and generally, the board cards are classified according to functions and can be divided into a main control board, a service board and an interface board. The main control board is used for managing a service board and an interface board, the interface board is used for connecting external equipment, and the service board is used for processing service data.
A Central Processing Unit (CPU) is a core element for operation and control of a computer system, a board card of a frame device also includes the CPU, and the CPU plays a decisive role in performance of the board card.
Referring to fig. 1, fig. 1 is a schematic diagram of a block-type device shown in an exemplary embodiment of the present application.
It should be noted that, here, the service board and the main control board in the frame device are only exemplarily shown to illustrate the connection relationship between the service board and the main control board, and in practical application, the frame device further includes other hardware, for example, a slot for inserting a board card, a backplane for providing an external interface, and the like, which is not described herein again.
As shown in fig. 1, the service board 101 includes a data exchange chip and a CPU, and the data exchange chip is connected to the CPU through an internal port. The data exchange chip can receive data from the outside and forward the received data to the CPU for processing.
The main control board 102 includes a control chip and a CPU, and the control chip is connected to the CPU through an internal port. The control chip is also connected with the CPU of the service board through the internal connection of the frame type equipment, so that the main control board can issue configuration information to the CPU of the service board through the control chip.
However, as the user demand increases, the performance requirement of the frame device increases, and especially as the data volume in the network increases, the performance requirement of the service board increases greatly. The slot positions of the frame type equipment are limited, and the number of the service boards which can be accommodated by each frame type equipment is also limited. In order to improve the data processing capability of the frame device without increasing the slot position of the frame device, it is urgently needed to improve the processing performance of a single service board.
In view of the above, the present application provides a new service board. In the application, the service board comprises a plurality of CPUs which run independently, and each CPU can finish the work of the original single CPU service board, so that the service processing capacity of the single CPU service board is greatly improved.
Referring to fig. 2, fig. 2 is another block device shown in an exemplary embodiment of the present application, where the block device includes a service board 201 and a main control board 202.
The service board comprises a data exchange chip, 4 CPUs and a control chip. Each CPU is connected with the control chip and the data exchange chip through the internal port respectively. The service board is also connected with the main control board through the internal connection of the frame type device, so that the service board can receive the configuration information from the main control board through the control chip, and the control chip can forward the received configuration information to the corresponding CPU.
The main control board includes a control chip and a CPU, and the internal connection relationship is the same as that of the main control board 102 in fig. 1, which is not described herein again. The control chip is also connected with the service board through the internal connection of the frame type equipment, so that the main control board can issue the configuration information to the service board through the control chip, and the control chip of the service board issues the configuration information to the corresponding CPU.
In a new service board containing multiple CPUs, each CPU runs a program independently. Alternatively, the connection ports of the plurality of CPUs and the data exchange chip may be configured as an aggregation port, and when the data exchange chip receives data, any one of the CPUs may be randomly selected to process the data, or the data exchange chip may also select one of the CPUs to process the data by referring to the performance (e.g., usage rate) of the CPU in accordance with a load balancing policy. Therefore, the data volume that each CPU in the service board can process is equivalent to the original single CPU service board, and the service board can comprise a plurality of CPUs, thereby greatly improving the performance of the service board.
In the frame device shown in fig. 1 having only a single CPU service board, the main control board may distinguish the service board according to the slot number of the slot where the service board is located, and may send the configuration information to the service board according to the MAC address of the service board.
However, when the frame device uses the new service board as shown in fig. 2, the slot numbers corresponding to the multiple CPUs in the service board are the same, and there is only one MAC address of the service board, if the main control board still uses the original method to issue the configuration information according to the MAC address of the service board, the control chip in the service board cannot distinguish the CPU corresponding to the configuration information after receiving the configuration information, and thus cannot forward the configuration information to the CPU.
In view of this, in order to be compatible with the new service board and enable the main control board to perform configuration management on each CPU on the service board, the present application provides a new service board configuration method. In the application, the service board and the main control board generate a unique CPU address for each CPU according to the same generation rule and the identification of the service board and the number of CPUs in the service board, so that the main control board can distinguish the CPUs according to the CPU addresses. During configuration management, the main control board issues a configuration packet carrying a CPU address to the service board, and the control chip in the service board may also forward the configuration packet to the corresponding CPU according to the CPU address.
Referring to fig. 3, fig. 3 is a method for configuring a service board according to an exemplary embodiment of the present application, where the method is applied to a frame device, where the frame device includes a main control board and a service board, where the service board includes a plurality of CPUs and a control chip.
As shown in fig. 3, the method comprises the following steps:
step S301: the main control board obtains the service board identification and the number of CPUs included in the service board.
In the application, when a service board is newly added to the slot position of the frame device, the bottom layer hardware of the frame device may obtain the basic information of the service board, and report the basic information to the main control board. The basic information generally includes a slot number of a slot where the newly added service board is located, a model of the service board, an MAC address of the service board, and the like.
The main control board is preset with the corresponding relation between the service board model and the number of the CPUs in the service board, so that the main control board can determine the number of the CPUs in the service board according to the model of the service board.
Step S302: the main control board generates CPU addresses for the CPUs according to preset generation rules and based on the service board identification and the number of CPUs included in the service board.
In this application, the main control board needs to generate a unique CPU address for all CPUs on the frame device according to a preset generation rule. It can be understood that, if the service board only includes a single CPU, the address of the service board is taken as the CPU address; if the service board includes a plurality of CPUs, a CPU address needs to be regenerated for each CPU.
Optionally, the main control board may first determine, according to the number of the CPUs, a number of each CPU in the service board, and then determine, on the basis of the service board identifiers such as the MAC addresses and/or the slot numbers of the CPUs, the unique CPU address of each CPU in the frame device by combining the CPU numbers.
A method for the main control board to generate CPU addresses for the CPUs in the service board is described below.
The first step is as follows: and the main control board determines the CPU number in the service board according to the CPU number included in the service board.
As an alternative embodiment, the main control board may number the CPUs one by one in order starting from 0. Taking fig. 2 as an example, the main control board 202 determines, through the service board identifier, that the number of CPUs included in the service board 201 is 4, thereby determining that the CPU number of the CPU0 is 0, determining that the CPU number of the CPU1 is 1, determining that the CPU number of the CPU2 is 2, and determining that the CPU number of the CPU3 is 3.
As another optional embodiment, the main control board may also determine the number of CPUs in the service board first, and if the number of CPUs is 1, determine that the number of CPUs in the service board is 0; if the number of CPUs is greater than 1, the CPUs are numbered from 1. For the specific numbering method, reference may be made to the above description, which is not repeated herein.
The second step is that: and the main control board determines the channel number of each CPU according to the slot position number of the slot position where the CPU is located and the CPU number, and takes the CPU channel number as the CPU identification.
The CPU number determined by the main control board is determined from a single service board to determine a unique identifier for the CPU in the single service board, and the frame device generally includes a plurality of service boards, so that the main control board needs to determine the channel number of the CPU in combination with the slot number of the slot where the service board is located and the number of the CPU in the service board, so that each CPU on the main control device has a unique channel number.
As an alternative embodiment, the CPU channel number may be determined by the following formula:
channel number is CPU number slot number + slot number.
The slot number refers to the number of slots included in the frame device, and the slot number is the slot number of the slot where the service board is located. For example, a boxed device containing 16 slots, typically 0-15 slot numbers, with a slot number of 16.
Still taking fig. 2 as an example, assuming that the number of slots of the frame device is 16, and the slot number of the slot in which the service board 201 is located is 1, the channel number of each CPU in the service board may be determined.
If the CPU1 has a CPU number of 0, the CPU1 has a CPU number of 1, the CPU2 has a CPU number of 2, and the CPU3 has a CPU number of 3, the CPU0 has a channel number of 1, the CPU1 has a channel number of 17, the CPU2 has a channel number of 33, and the CPU3 has a channel number of 49.
It can be understood that, by using the formula in the above embodiment to determine the channel numbers of the CPUs, it can be ensured that the channel numbers of the CPUs in the boxed device are unique. Of course, other methods may be used to determine the channel numbers of the CPUs, as long as the channel numbers of all the CPUs in the boxed device are guaranteed to be unique.
The third step: the main control board determines the address of each CPU according to the identification of the service board and the CPU channel number.
As an alternative embodiment, the identification of the service board may include the MAC address of the service board. The main control board determines the CPU address according to the MAC address of the service board and the channel number of each CPU on the service board.
The main control board firstly obtains the preset digit number in the MAC address of the service board, and then splices the obtained preset digit number with the CPU channel number, so that the spliced address is used as the CPU address of each CPU.
For example, assuming that the MAC address of the service board in FIG. 2 is 0A:1A:2A:3A:4A:5A, the first 10 bits (i.e., 0A:1A:2A:3A:4A) can be obtained and concatenated with the CPU channel number. Of course, the 16-ary numerical value is used to represent the MAC address, and the 10-ary channel number needs to be converted into the 16-ary numerical value. Thus, it can be determined that the addresses of the respective CPUs are as shown in table 1.
| CPU | CPU address |
| CPU0 | 0A:1A:2A:3A:4A:01 |
| CPU1 | 0A:1A:2A:3A:4A:11 |
| CPU2 | 0A:1A:2A:3A:4A:21 |
| CPU3 | 0A:1A:2A:3A:4A:31 |
TABLE 1
The CPU0 has a CPU address of 0A:1A:2A:3A:4A:01, the CPU1 has a CPU address of 0A:1A:2A:3A:4A:11, the CPU2 has a CPU address of 0A:1A:2A:3A:4A:21, and the CPU3 has a CPU address of 0A:1A:2A:3A:4A: 31.
It can be understood that the preset number of bits in the MAC address can be obtained according to actual requirements, and if the channel number of the CPU is not greater than 255, the first 10 bits in the MAC address can be obtained; if the channel number of the CPU is large, a smaller number of bits in the MAC address can be obtained.
As another alternative, the present application may also use other identifiers and CPU channel numbers to determine the CPU address, such as the serial number of the service board; alternatively, the present application may use a random string and a CPU channel number to determine the address of the CPU.
Through the three steps, the CPU address can be generated for each CPU in the service board. The addresses of the CPUs in the frame device are not repeated, and can be used as the unique identification of the CPUs.
Step S303: the control chip of the service board obtains the service board identification of the service board, the number of CPUs included in the service board, and ports connected with the CPUs on the chip.
The service board identifier and the number of CPUs included in the service board are the same as those described in step S301 executed by the main control board, and are not described herein again.
In this application, the service board further includes a control chip, and the control chip includes a plurality of ports, and it can be understood that the control chip determines a unique identifier, such as a port number, for a port on the chip. The control chip is connected with the CPU in the business board through the port, so that each CPU in the business board can be managed.
Still taking fig. 2 as an example, it is assumed that the connection relationship between the ports on the control chip and the CPU is as shown in table 2.
| CPU | CPU address |
| CPU0 | Port 0 |
| CPU1 | Port 1 |
| CPU2 | Port 2 |
| CPU3 | Port 3 |
TABLE 2
Step S304: and the control chip of the service board generates CPU addresses for all CPUs in the service board according to a preset generation rule and based on the service board identification and the number of the CPUs, and establishes a corresponding relation between the CPU addresses and the ports on the chip.
The method for the service board to generate the CPU address for each CPU in this step is the same as the method for the main control board to generate the CPU address for each CPU in step S302, and is not described herein again. It should be noted that, step S304 and step S302 need to adopt the same generation rule, so that the CPU addresses generated by the main control board and the service board for the CPU are the same.
Further, the service board determines the correspondence between the port and the CPU address according to the CPU address of each CPU and the connection relationship between the CPU and the port in step S303.
Taking tables 1 and 2 as examples, the correspondence between the ports determined by the control chip and the CPU addresses is shown in table 3.
| CPU address | Port(s) |
| 0A:1A:2A:3A:4A:01 | Port 0 |
| 0A:1A:2A:3A:4A:11 | Port 1 |
| 0A:1A:2A:3A:4A:21 | Port 2 |
| 0A:1A:2A:3A:4A:31 | Port 3 |
TABLE 3
Step S305: the main control board sends a configuration message to the service board for each CPU in the service board, wherein the configuration message carries the CPU address of the CPU.
In this application, if a service board is newly added to the frame device, the master control device needs to issue configuration information, including interface table entries, port aggregation information, and the like, for the service board. Through the above steps S301 to S304, the main control board and the service board respectively determine the CPU addresses of the CPUs, so that the main control board can issue the configuration message to the corresponding CPU addresses.
As an optional embodiment, if the CPU address is the MAC address of the CPU, the main control board sets the destination MAC address of the configuration packet as the MAC address of the CPU.
Step S306: and the control chip of the service board receives the configuration message sent by the main control board, searches a port corresponding to the CPU address carried in the configuration message in the corresponding relation, and sends the configuration message to the CPU indicated by the CPU address through the port.
The control chip firstly receives the configuration message of the main control board and analyzes the configuration message to obtain the CPU address carried by the configuration message.
Then, the control chip searches the port corresponding to the CPU address in the corresponding relation between the CPU address and the port of the chip.
And finally, the control chip sends the configuration message through the searched port.
Still taking fig. 2 as an example, assuming that the main control board issues the configuration message to the CPU0, the destination MAC address of the configuration message is 0A:1A:2A:3A:4A: 01. The control chip of the service board looks up in table 3 according to the MAC address, and can determine that the corresponding port is port 0.
The service board thus forwards the configuration message through port 0 so that the configuration message is sent to CPU 0.
At this point, the flow shown in fig. 3 is completed.
As can be seen from the flow shown in fig. 3, in the present application, the main control board generates a unique CPU address for each CPU according to the preset generation rule and the identifier of the service board and the number of CPUs in the service board, so that the main control board can distinguish the CPUs according to the CPU addresses. Meanwhile, the control chip in the service board adopts the same rule as the main control board to determine the address of the CPU in the service board and determine the corresponding relation between the address of the CPU and the upper port of the chip. Therefore, under the condition that the main control board and the service board do not interact, a connection channel between the main control board and each CPU is established.
Therefore, when the main control board performs configuration management, the main control board may issue a configuration message carrying a CPU address to the service board, so that the control chip of the service board determines a port for sending the configuration message according to the CPU address and the corresponding relationship between the CPU and the port, and forwards the configuration message through the port.
Corresponding to the foregoing embodiment of the service board configuration method, the present application also provides an embodiment of a service board configuration device.
The embodiment of the service board configuration device can be applied to frame type equipment. The device embodiments may be implemented by software, or by hardware, or by a combination of hardware and software. Taking a software implementation as an example, as a device in a logical sense, the device is formed by reading a corresponding computer program instruction in a nonvolatile memory into a memory for running through a processor of a service board or a main control board of a frame device where the device is located. In terms of hardware, as shown in fig. 2, a hardware structure diagram of a frame device where the service board configuration apparatus is located in the present application is provided, where in addition to the service board and the main control board shown in fig. 2, the frame device where the apparatus is located in the embodiment may also include other hardware according to an actual function of the frame device, which is not described again.
Referring to fig. 4, fig. 4 is a block diagram of a service board configuration apparatus according to an exemplary embodiment of the present application. The device can be applied to a main control board in frame type equipment, wherein the frame type equipment also comprises a service board, and the service board comprises a plurality of CPUs (central processing units); the apparatus may include:
a first information obtaining unit 401, configured to obtain the service board identifier and the number of CPUs included in the service board;
a first address generating unit 402, configured to generate, according to a preset generating rule, a CPU address for each CPU based on a service board identifier and the number of CPUs included in the service board;
a configuration packet sending unit 403, configured to send, to each CPU in the service board, a configuration packet to the service board, where the configuration packet carries a CPU address of the CPU, so that the service board forwards the configuration packet to a CPU indicated by the CPU address in the configuration packet after determining, according to the generation rule, the CPU address of each CPU according to the identifier of the service board and the number of CPUs included in the service board.
Optionally, the generating, according to a preset generation rule, a CPU address for each CPU based on the service board identifier and the number of CPUs included in the service board includes:
determining the number of each CPU based on the number of CPUs included in the service board;
and determining the CPU address of each CPU based on the serial number of the CPU and the service board identification.
Optionally, the service board identifier is a slot number of a slot where the service board is located and a service board MAC address;
the determining the CPU address of each CPU based on the serial number of the CPU and the service board identifier comprises:
determining the CPU identification of each CPU based on the serial number of the CPU and the slot position number;
acquiring a preset number of bits in the MAC address of the service board;
and splicing the acquired preset digit with the CPU identification to determine the CPU address of each CPU.
Thus, the block diagram of the apparatus shown in fig. 4 is completed.
The implementation process of the functions and actions of each unit in the above device is specifically described in the implementation process of the corresponding step in the above method, and is not described herein again.
Referring to fig. 5, fig. 5 is a block diagram of another service board configuration apparatus according to an exemplary embodiment of the present application.
A second information obtaining unit 404, configured to obtain a service board identifier of the service board, the number of CPUs included in the service board, and ports connected to the CPUs on the chip;
a second address generating unit 405, configured to generate, according to a preset generating rule, a CPU address for each CPU in the service board based on the service board identifier and the number of CPUs, and establish a corresponding relationship between the CPU address and the port on the chip;
a configuration message receiving unit 406, configured to receive a configuration message sent by the main control board, search, in the correspondence, a port corresponding to a CPU address carried in the configuration message, and send the configuration message to the CPU indicated by the CPU address through the port.
Optionally, the generating, according to a preset generation rule, a CPU address for each CPU in the service board according to the service board identifier and the number of CPUs includes:
determining the number of each CPU based on the number of CPUs included in the service board;
and determining the CPU address of each CPU based on the serial number of the CPU and the service board identification.
Optionally, the service board identifier is a slot number of a slot where the service board is located and a service board MAC address;
the determining the CPU address of each CPU based on the serial number of the CPU and the service board identification comprises the following steps:
determining the CPU identification of each CPU based on the serial number of the CPU and the slot position number;
acquiring a preset number of bits in the MAC address of the service board;
and splicing the acquired preset digit with the CPU identification to determine the CPU address of each CPU.
Thus, the block diagram of the apparatus shown in fig. 5 is completed.
The implementation process of the functions and actions of each unit in the above device is specifically described in the implementation process of the corresponding step in the above method, and is not described herein again.
For the device embodiments, since they substantially correspond to the method embodiments, reference may be made to the partial description of the method embodiments for relevant points. The above-described embodiments of the apparatus are merely illustrative, and the units described as separate parts may or may not be physically separate, and parts displayed as units may or may not be physical units, may be located in one place, or may be distributed on a plurality of network units. Some or all of the modules can be selected according to actual needs to achieve the purpose of the scheme of the application. One of ordinary skill in the art can understand and implement it without inventive effort.
The above description is only exemplary of the present application and should not be taken as limiting the present application, as any modification, equivalent replacement, or improvement made within the spirit and principle of the present application should be included in the scope of protection of the present application.
Claims (12)
1. A business board configuration method is characterized in that the method is applied to a main control board in frame type equipment; the frame device further comprises a service board, wherein the service board comprises a plurality of CPUs; the method comprises the following steps:
acquiring the service board identification and the number of CPUs included in the service board;
generating a CPU address for each CPU based on the service board identification and the number of CPUs included in the service board according to a preset generation rule;
and sending a configuration message to the service board aiming at each CPU in the service board, wherein the configuration message carries the CPU address of the CPU, so that the service board forwards the configuration message to the CPU indicated by the CPU address in the configuration message after determining the CPU address of each CPU according to the generation rule, the identification of the service board and the number of CPUs included in the service board.
2. The method according to claim 1, wherein the generating a CPU address for each CPU based on a service board identifier and the number of CPUs included in the service board according to a preset generation rule comprises:
determining the number of each CPU based on the number of CPUs included in the service board;
and determining the CPU address of each CPU based on the serial number of the CPU and the service board identification.
3. The method of claim 2, wherein the service board identifier is a slot number of a slot in which the service board is located and a service board MAC address;
the determining the CPU address of each CPU based on the serial number of the CPU and the service board identifier comprises:
determining the CPU identification of each CPU based on the serial number of the CPU and the slot position number;
acquiring a preset number of bits in the MAC address of the service board;
and splicing the acquired preset digit with the CPU identification to determine the CPU address of each CPU.
4. A service plate configuration method is characterized in that the method is applied to a control chip of a service plate of a frame type device, the service plate further comprises a plurality of CPUs, and the frame type device further comprises a main control plate; the method comprises the following steps:
acquiring a service board identifier of the service board, the number of CPUs (central processing units) included in the service board and ports connected with the CPUs on the chip;
generating a CPU address for each CPU in the service board based on the service board identification and the number of the CPUs according to a preset generation rule, and establishing a corresponding relation between the CPU address and the upper port of the chip;
and receiving a configuration message sent by the main control board, searching a port corresponding to the CPU address carried in the configuration message in the corresponding relation, and sending the configuration message to the CPU indicated by the CPU address through the port.
5. The method according to claim 4, wherein the generating, according to a preset generation rule, a CPU address for each CPU in the service board according to the service board identifier and the number of CPUs includes:
determining the number of each CPU based on the number of CPUs included in the service board;
and determining the CPU address of each CPU based on the serial number of the CPU and the service board identification.
6. The method of claim 4, wherein the service board identifier is a slot number of a slot in which the service board is located and a service board MAC address;
the determining the CPU address of each CPU based on the serial number of the CPU and the service board identification comprises the following steps:
determining the CPU identification of each CPU based on the serial number of the CPU and the slot position number;
acquiring a preset number of bits in the MAC address of the service board;
and splicing the acquired preset digit with the CPU identification to determine the CPU address of each CPU.
7. A service board configuration device is characterized in that the device is applied to a main control board in frame type equipment; the frame device further comprises a service board, wherein the service board comprises a plurality of CPUs; the device comprises:
a first information obtaining unit, configured to obtain the service board identifier and the number of CPUs included in the service board;
the first address generation unit is used for generating a CPU address for each CPU based on the service board identification and the number of CPUs included in the service board according to a preset generation rule;
and a configuration packet sending unit, configured to send a configuration packet to the service board for each CPU in the service board, where the configuration packet carries a CPU address of the CPU, so that the service board forwards the configuration packet to a CPU indicated by the CPU address in the configuration packet after determining, according to the generation rule, the CPU address of each CPU according to the identifier of the service board and the number of CPUs included in the service board.
8. The apparatus according to claim 7, wherein the generating, according to a preset generation rule, a CPU address for each CPU based on a service board identifier and the number of CPUs included in the service board comprises:
determining the number of each CPU based on the number of CPUs included in the service board;
and determining the CPU address of each CPU based on the serial number of the CPU and the service board identification.
9. The apparatus of claim 8, wherein the service board identifier is a slot number of a slot in which the service board is located and a service board MAC address;
the determining the CPU address of each CPU based on the serial number of the CPU and the service board identifier comprises:
determining the CPU identification of each CPU based on the serial number of the CPU and the slot position number;
acquiring a preset number of bits in the MAC address of the service board;
and splicing the acquired preset digit with the CPU identification to determine the CPU address of each CPU.
10. A service board configuration device is characterized in that the device is applied to a control chip of a service board of a frame type device, the service board further comprises a plurality of CPUs, and the frame type device further comprises a main control board; the device comprises:
a second information obtaining unit, configured to obtain a service board identifier of the service board, the number of CPUs included in the service board, and ports connected to the CPUs on the chip;
a second address generating unit, configured to generate, according to a preset generating rule, a CPU address for each CPU in the service board based on the service board identifier and the number of CPUs, and establish a corresponding relationship between the CPU address and the port on the chip;
and the configuration message receiving unit is used for receiving the configuration message issued by the main control board, searching a port corresponding to the CPU address carried in the configuration message in the corresponding relation, and sending the configuration message to the CPU indicated by the CPU address through the port.
11. The apparatus according to claim 10, wherein the generating, according to a preset generation rule, a CPU address for each CPU in the service board according to the service board identifier and the number of CPUs includes:
determining the number of each CPU based on the number of CPUs included in the service board;
and determining the CPU address of each CPU based on the serial number of the CPU and the service board identification.
12. The apparatus of claim 11, wherein the service board identifier is a slot number of a slot in which the service board is located and a service board MAC address;
the determining the CPU address of each CPU based on the serial number of the CPU and the service board identification comprises the following steps:
determining the CPU identification of each CPU based on the serial number of the CPU and the slot position number;
acquiring a preset number of bits in the MAC address of the service board;
and splicing the acquired preset digit with the CPU identification to determine the CPU address of each CPU.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010343697.8A CN111522772A (en) | 2020-04-27 | 2020-04-27 | Method and device for configuring service board |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010343697.8A CN111522772A (en) | 2020-04-27 | 2020-04-27 | Method and device for configuring service board |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN111522772A true CN111522772A (en) | 2020-08-11 |
Family
ID=71906336
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202010343697.8A Pending CN111522772A (en) | 2020-04-27 | 2020-04-27 | Method and device for configuring service board |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN111522772A (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113691742A (en) * | 2021-08-20 | 2021-11-23 | 杭州海康威视数字技术股份有限公司 | Video processing equipment, video data processing method and mosaic control system |
| CN114490501A (en) * | 2021-12-31 | 2022-05-13 | 杭州加速科技有限公司 | FPGA-based Pattern file issuing acceleration method and system |
| CN114500262A (en) * | 2022-02-16 | 2022-05-13 | 上海联虹技术有限公司 | High-speed interface parameter configuration method, device, equipment and storage medium |
Citations (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101296186A (en) * | 2008-06-13 | 2008-10-29 | 杭州华三通信技术有限公司 | Routing switching device, method and switching cable fastener plate |
| CN101345689A (en) * | 2008-09-10 | 2009-01-14 | 华为技术有限公司 | Method, apparatus and communication equipment for implementing IP safety service |
| CN101349974A (en) * | 2007-07-16 | 2009-01-21 | 中兴通讯股份有限公司 | Method for improving multi-core CPU processing ability in distributed system |
| JP2009277171A (en) * | 2008-05-19 | 2009-11-26 | Nec Corp | Slot type cpu unit |
| CN102789399A (en) * | 2012-07-06 | 2012-11-21 | 苏州汉明科技有限公司 | Inter-process communication method of multi-core distribution system |
| CN103257924A (en) * | 2013-04-26 | 2013-08-21 | 杭州华三通信技术有限公司 | GDB agency debugging method and device |
| CN107015942A (en) * | 2017-03-23 | 2017-08-04 | 杭州迪普科技股份有限公司 | The method and device that a kind of multi-core CPU is given out a contract for a project |
| CN109144942A (en) * | 2018-08-28 | 2019-01-04 | 深圳市新格林耐特通信技术有限公司 | The method of the device and master control borad management business plate of master control borad management business plate |
| CN110417687A (en) * | 2019-07-23 | 2019-11-05 | 杭州迪普信息技术有限公司 | A kind of message sends and receives method and device |
-
2020
- 2020-04-27 CN CN202010343697.8A patent/CN111522772A/en active Pending
Patent Citations (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101349974A (en) * | 2007-07-16 | 2009-01-21 | 中兴通讯股份有限公司 | Method for improving multi-core CPU processing ability in distributed system |
| JP2009277171A (en) * | 2008-05-19 | 2009-11-26 | Nec Corp | Slot type cpu unit |
| CN101296186A (en) * | 2008-06-13 | 2008-10-29 | 杭州华三通信技术有限公司 | Routing switching device, method and switching cable fastener plate |
| CN101345689A (en) * | 2008-09-10 | 2009-01-14 | 华为技术有限公司 | Method, apparatus and communication equipment for implementing IP safety service |
| CN102789399A (en) * | 2012-07-06 | 2012-11-21 | 苏州汉明科技有限公司 | Inter-process communication method of multi-core distribution system |
| CN103257924A (en) * | 2013-04-26 | 2013-08-21 | 杭州华三通信技术有限公司 | GDB agency debugging method and device |
| CN107015942A (en) * | 2017-03-23 | 2017-08-04 | 杭州迪普科技股份有限公司 | The method and device that a kind of multi-core CPU is given out a contract for a project |
| CN109144942A (en) * | 2018-08-28 | 2019-01-04 | 深圳市新格林耐特通信技术有限公司 | The method of the device and master control borad management business plate of master control borad management business plate |
| CN110417687A (en) * | 2019-07-23 | 2019-11-05 | 杭州迪普信息技术有限公司 | A kind of message sends and receives method and device |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113691742A (en) * | 2021-08-20 | 2021-11-23 | 杭州海康威视数字技术股份有限公司 | Video processing equipment, video data processing method and mosaic control system |
| CN114490501A (en) * | 2021-12-31 | 2022-05-13 | 杭州加速科技有限公司 | FPGA-based Pattern file issuing acceleration method and system |
| CN114500262A (en) * | 2022-02-16 | 2022-05-13 | 上海联虹技术有限公司 | High-speed interface parameter configuration method, device, equipment and storage medium |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN111522772A (en) | Method and device for configuring service board | |
| CN109981493B (en) | Method and device for configuring virtual machine network | |
| US20150234674A1 (en) | Method, System and Apparatus for Creating Virtual Machine | |
| US11836427B2 (en) | Constraints and objectives used in synthesis of a network-on-chip (NoC) | |
| US20200334384A1 (en) | Method of dynamically configuring fpga and network security device | |
| CN108768667B (en) | Method for inter-chip network communication of multi-core processor | |
| CN107835089B (en) | Method and device for managing resources | |
| CN104216835A (en) | Method and device for implementing memory fusion | |
| CN101222490A (en) | Network server system and method | |
| EP3327993A1 (en) | Route management | |
| CN113746692A (en) | Network flow statistical method, electronic equipment and storage medium | |
| CN115913937B (en) | Container multi-network card network configuration method, device, equipment and storage medium | |
| CN109240800B (en) | Hypervisor-based multi-system shared memory management method | |
| CN105847352A (en) | Distributed cache system-based capacity expansion method, device and distributed cache system | |
| CN110290168A (en) | Data transmission method for uplink, device, server and storage medium | |
| CN111064786B (en) | Account identifier management method and device | |
| CN109769038A (en) | A kind of method and device of configuring internet protocol address | |
| CN112052100A (en) | Virtual machine communication method and equipment based on shared memory | |
| CN109976870A (en) | Creation method, device, equipment and the medium of virtual machine | |
| CN111277514A (en) | Message queue distribution method, message forwarding method and related device | |
| CN107491270B (en) | Resource access method and device of multi-control storage system | |
| CN109683814A (en) | The shared storage creation method of one kind, device, terminal and storage medium | |
| CN111327546B (en) | Message forwarding method and device | |
| CN115422184A (en) | Data acquisition method, device, equipment and storage medium | |
| CN111865794B (en) | Logical port association method, system, equipment and data transmission system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |