CN111431492A - Common mode rejection ratio and gain trimming circuit of differential amplifier - Google Patents
Common mode rejection ratio and gain trimming circuit of differential amplifier Download PDFInfo
- Publication number
- CN111431492A CN111431492A CN202010420668.7A CN202010420668A CN111431492A CN 111431492 A CN111431492 A CN 111431492A CN 202010420668 A CN202010420668 A CN 202010420668A CN 111431492 A CN111431492 A CN 111431492A
- Authority
- CN
- China
- Prior art keywords
- resistor
- trimming
- differential amplifier
- output
- node
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/45—Differential amplifiers
- H03F3/45071—Differential amplifiers with semiconductor devices only
- H03F3/45479—Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection
- H03F3/45928—Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection using IC blocks as the active amplifying circuit
- H03F3/45932—Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection using IC blocks as the active amplifying circuit by using feedback means
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/02—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/08—Modifications of amplifiers to reduce detrimental influences of internal impedances of amplifying elements
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D30/00—Reducing energy consumption in communication networks
- Y02D30/70—Reducing energy consumption in communication networks in wireless communication networks
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Amplifiers (AREA)
Abstract
The application relates to a differential amplifier common mode rejection ratio and gain trimming circuit, comprising: a first output resistor and a second output resistor are connected between the inverting input end and the output end of the differential amplifier, and a third output resistor and a fourth output resistor are connected between the non-inverting input end of the differential amplifier and a reference voltage; a T-shaped trimming resistor is connected between a node between the first output resistor and the second output resistor and a node between the third output resistor and the fourth output resistor; wherein, T type trimming resistance includes: the high-order trimming resistor string of positive direction, the low-order trimming resistor string of positive direction, negative direction low-order trimming resistor string and negative direction high-order trimming resistor string that connect gradually.
Description
Technical Field
The invention belongs to the technical field of electronics, and particularly relates to a common-mode rejection ratio and gain trimming circuit of a differential amplifier.
Background
With the rapid development of electronic technology, operational amplifier circuits are also widely used. There are many kinds of integrated operational amplifiers, and among them, the instrumentation amplifier is favored as a high-performance amplifier in terms of data acquisition, sensor signal amplification, high-speed signal conditioning, medical instruments, high-grade audio equipment, and the like. The instrument amplifier integrates key elements in the amplifier, and realizes the characteristics of high common mode rejection ratio, high input impedance, low noise, low linear error, low offset drift gain, flexible setting, convenient use and the like by a specific structure.
The differential voltage amplifier is used as a core structural unit in an instrumentation amplifier circuit, and a typical circuit block diagram of the differential voltage amplifier is shown in fig. 1, wherein an output end OUT is connected to an inverting input end of the amplifier through voltage dividing resistor strings R1 and R2, and a shift level Vref is connected to a non-inverting input end of the amplifier through voltage dividing resistor strings R4 and R3 so as to set the direct current level of an output voltage. The resistor string resistance is generally selected as: r3 equals R2, R4 equals R1, so that the ratio of the resistances of the voltage dividing resistor string determines the magnitude of the differential voltage Gain and the common mode rejection ratio CMRR, and the accuracy of the ratio of the resistances of the voltage dividing resistor string determines the magnitude of the Gain error and the common mode rejection ratio CMRR. Wherein, the voltage gain and the common mode rejection ratio in fig. 1 are respectively:
assuming that the implementation goal of the operational amplifier described in fig. 1 is: CMRR of 100dB, gain error of 0.1%. Let R1 ═ R2 ═ R3 ═ R4 ═ 50K Ω. Then, a CMRR of 80dB requires a resistance matching degree of 0.01%. that is, the resolution of trimming is 0.0001/2 × 50K — 2.5 Ω; a CMRR of 100dB requires a resistance matching degree of 0.001%. that is, a resolution of trimming is 0.00001/2 × 50K — 0.25 Ω; gain error 0.1%, the trimming resistor resolution is required to be 0.001/2 × 50K to 25 Ω. The relative matching error of the same type of resistors in the semiconductor process can reach 3%, so the trimming range is very large. The absolute value deviation of different types of resistors can be over 100%, so it is very difficult to achieve both high precision gain and CMRR trimming.
Fig. 2 shows a trimming circuit of a conventional differential amplifier, which needs to trim trimming resistor strings R3a and R3b to implement gain trimming of the differential voltage amplifier, the resistor strings R3a and R3b are formed by connecting a plurality of same unit resistors in series, a trimming switch is controlled by a trimming signal to tap the resistor strings R3a and R3b and connect the taps to two input ends of the differential amplifier, so that gain can be trimmed, and the relative change of the positions of the two taps can implement trimming of a common mode rejection ratio. For example, to realize the 8-bit trimming bit number, 64 resistors with the resistance value of R/64 are connected in series in the resistor strings R3a and R3b, the corresponding resistor trimming precision is R/64, and the resistor trimming precision determines the trimming precision of the gain and the common mode rejection ratio of the differential amplifier. If the resistor strings R3a, R3b are tapped at 64-k and k unit resistors, the differential amplifier gain is:
to achieve higher trimming accuracy, a unit resistor with a smaller resistance is required, and for a certain process condition, a unit resistor with a too small resistance is often difficult to achieve. Because the requirements of the instrumentation amplifier on the precision of gain and the common mode rejection ratio are very high, the unit resistor strings of the trimming resistor strings R3a and R3b are very small, and usually only a few ohms, so that the precision requirement is difficult to achieve by a general digital trimming method, and a laser trimming method is usually adopted. This not only greatly increases the circuit cost, but also increases the test trim time cost.
Disclosure of Invention
The invention aims to provide a common mode rejection ratio and gain trimming circuit of a differential amplifier, which improves trimming precision.
In order to solve the above problem, an embodiment of the present application discloses a differential amplifier common mode rejection ratio and gain trimming circuit, including:
a first output resistor and a second output resistor are connected between the inverting input end and the output end of the differential amplifier, and a third output resistor and a fourth output resistor are connected between the non-inverting input end of the differential amplifier and a reference voltage;
a T-shaped trimming resistor is connected between a node between the first output resistor and the second output resistor and a node between the third output resistor and the fourth output resistor;
wherein, T type trimming resistance includes: the high-order trimming resistor string of positive direction, the low-order trimming resistor string of positive direction, negative direction low-order trimming resistor string and negative direction high-order trimming resistor string that connect gradually.
In a preferred embodiment, the T-shaped trimming resistor further includes: the first base resistor, the second base resistor, the first trimming amplitude control resistor and the second trimming amplitude control resistor;
the first base resistor is connected between a node between the first output resistor and the second output resistor and the first trimming amplitude control resistor;
the second basic resistor is connected between a node between the third output resistor and the fourth output resistor and the second trimming amplitude control resistor;
the positive high-position trimming resistor string, the positive low-position trimming resistor string, the negative low-position trimming resistor string and the negative high-position trimming resistor string are sequentially connected in series between the first trimming amplitude control resistor and the second trimming amplitude control resistor, and the first trimming amplitude control resistor and the second trimming amplitude control resistor are respectively and independently connected in parallel with a control switch.
In a preferred embodiment, the forward high trimming resistor string includes 2l-1 series-connected first resistors, the node between each two connected first resistors being connected to the ground via a control switch.
In a preferred embodiment, the forward low trimming resistor string includes 2kAnd the node between every two connected second resistors is connected with the ground end through a control switch.
In a preferred example, the value range of l is 2 to 16, and the value range of k is 2 to 16.
In a preferred embodiment, the negative high-order trimming resistor string packComprises 2l-1 series-connected first resistors, the node between each two connected first resistors being connected to the ground via a control switch.
In a preferred embodiment, the negative low-level trimming resistor string includes 2kAnd the node between every two connected second resistors is connected with the ground end through a control switch.
In a preferred example, the value range of l is 2 to 16, and the value range of k is 2 to 16.
In a preferred embodiment, the trimming circuit further includes: and the control resistor is connected between a node between the first basic resistor and the first trimming amplitude control resistor and a node between the second basic resistor and the second trimming amplitude control resistor.
In a preferred embodiment, the trimming circuit further includes a first input resistor, and the first input resistor is connected between the inverted input voltage and the inverted input terminal.
In a preferred embodiment, the trimming circuit further includes a second input resistor, and the second input resistor is connected between the non-inverting input voltage and the non-inverting input terminal.
In a preferred embodiment, a node between the positive low-level trimming resistor string and the negative low-level trimming resistor string is connected to a ground terminal through a switch.
Compared with the prior art, the embodiment of the specification has at least the following beneficial effects:
1) the implementation mode of the specification is completed by full digital trimming without using laser trimming, so that the circuit cost and the test trimming cost are reduced.
2) Compared with the traditional digital trimming resistor DAC structure, the unit trimming resistor required by the implementation mode of the specification can be larger when the trimming precision and the feedback resistor are the same, and the process requirement and the matching requirement are reduced; the feedback resistor required by the implementation mode of the specification is smaller when the trimming precision and the unit trimming resistor are the same, so that the circuit cost is lower.
3) The implementation mode of the specification can be used for adjusting both gain errors and common mode rejection ratios, so that the circuit cost is reduced, and the operational amplifier performance is improved.
The present specification describes a number of technical features distributed throughout the various technical aspects, and if all possible combinations of technical features (i.e. technical aspects) of the present specification are listed, the description is made excessively long. In order to avoid this problem, the respective technical features disclosed in the above summary of the invention of the present application, the respective technical features disclosed in the following embodiments and examples, and the respective technical features disclosed in the drawings may be freely combined with each other to constitute various new technical solutions (which are considered to have been described in the present specification) unless such a combination of the technical features is technically infeasible. For example, in one example, the feature a + B + C is disclosed, in another example, the feature a + B + D + E is disclosed, and the features C and D are equivalent technical means for performing the same function, and technically only one feature is selected for use, and the features E can be technically combined with the feature C, so that the solution of a + B + C + D should not be considered as being described because the technology is not feasible, and the solution of a + B + C + E should be considered as being described.
Drawings
Non-limiting and non-exhaustive embodiments of the present application are described with reference to the following figures, wherein like reference numerals refer to like parts throughout the various views unless otherwise specified.
Fig. 1 shows a schematic diagram of a prior art differential voltage amplifier circuit.
Fig. 2 shows a schematic diagram of a prior art differential amplifier gain trimming circuit.
Fig. 3 is a schematic diagram of a differential amplifier gain trimming circuit according to an embodiment of the invention.
Fig. 4 is a schematic diagram of a T-type trimming resistor string according to an embodiment of the invention.
Fig. 5 is a schematic diagram of a T-shaped trimming resistor string according to another embodiment of the invention.
Detailed Description
In the following description, numerous technical details are set forth in order to provide a better understanding of the present application. However, it will be understood by those skilled in the art that the technical solutions claimed in the present application may be implemented without these technical details and with various changes and modifications based on the following embodiments.
Example one
In one embodiment of the present application, a differential amplifier common mode rejection ratio and gain trimming circuit is disclosed, and fig. 3 shows a schematic diagram of the trimming circuit in one embodiment of the present application, where the trimming circuit includes: a first output resistor R3 and a second output resistor R5 are connected between the inverting input end and the output end OUT of the differential amplifier 10, a third output resistor R4 and a fourth output resistor R6 are connected between the non-inverting input end of the differential amplifier 10 and a reference voltage Vref, and a T-shaped trimming resistor R7 is connected between a node between the first output resistor R3 and the second output resistor R5 and a node between the third output resistor R4 and the fourth output resistor R6. The resistance value of the first output resistor R3 is aR, the resistance value of the second output resistor R5 is bR, the resistance value of the third output resistor R4 is aR, and the resistance value of the fourth output resistor R5 is bR, where R refers to a unit resistor.
In an embodiment, the trimming circuit further includes a first input resistor R1, and the first input resistor R1 is connected between the inverted input voltage INN and the inverted input terminal. In one embodiment, the resistance value of the first input resistor R1 is, for example, R, where R refers to unit resistance.
In an embodiment, the trimming circuit further includes a second input resistor R2, and the second input resistor R2 is connected between the non-inverting input voltage INP and the non-inverting input terminal. In one embodiment, the resistance of the second input resistor R2 is, for example, R, where R refers to unit resistance.
Wherein, the T-shaped trimming resistor R7 includes: the high-order trimming resistor string of positive direction, the low-order trimming resistor string of positive direction, negative direction low-order trimming resistor string and negative direction high-order trimming resistor string that connect gradually. The resistance of the T-shaped trimming resistor R7 is adjustable, and the resistance value of the T-shaped trimming resistor R7 is assumed to be cR, where R refers to unit resistance.
The gain of the differential amplifier shown in fig. 3 is:
therefore, the gain can be modified by only changing the value of c, and the larger change of c only causes the smaller change of the gain because c appears in the denominator, so that the high-precision modification can be realized by using the larger modification unit resistor.
In one embodiment, the T-trimming resistors include a first base resistor R7, a second base resistor R10, a first trimming width control resistor R8, a second trimming width control resistor R9, a positive high trimming resistor string MSB _ L eft, a positive low trimming resistor string L SB _ L eft, a negative low trimming resistor string L SB _ Right, and a negative high trimming resistor string MSB _ Right.
Wherein the first base resistor R7 is connected between a node between the first output resistor R3 and the second output resistor R5 and the first trimming amplitude control resistor R8. The second base resistor R10 is connected between the node between the third output resistor R4 and the fourth output resistor R6 and the second trimming amplitude control resistor R9. The first trimming amplitude control resistor R8 and the second trimming amplitude control resistor R9 are respectively used for controlling the trimming amplitudes of the positive direction and the negative direction.
The positive high trimming resistor string MSB _ L eft, the positive low trimming resistor string L SB _ L eft, the negative low trimming resistor string L SB _ Right and the negative high trimming resistor string MSB _ Right are sequentially connected in series between the first trimming width control resistor R8 and the second trimming width control resistor R9, the first trimming width control resistor R8 and the second trimming width control resistor R9 are respectively and independently connected in parallel with a control switch, the first trimming width control resistor R2 is connected in parallel with a control switch S _ R L, and the second trimming width control resistor R3 is connected in parallel with a control switch S _ RR.
In one embodiment of the present invention, the substrate is,the forward high trimming resistor string MSB _ L eft comprises 2l1 first resistors connected in series, and the node between every two connected first resistors is connected to the ground terminal through a control switch, in one embodiment, the forward low trimming resistor string L SB _ L eft includes 2kA second resistor connected in series, wherein the node between every two connected second resistors is connected with the ground end through a control switch, the resistance values of the first resistor and the second resistor are different, and 2 of the resistor string L SB _ L eft is corrected to the positive low positionkIn an embodiment, the value range of l is 2 to 16, the value range of k is 2 to 16, e.g., the value range of l is 3, 5, 8, 12, etc., and the value range of k is 3, 5, 8, 12, etc., for example, the forward high trimming resistor string MSB _ L eft includes m first resistors, and the forward low trimming resistor string L SB _ L eft includes n second resistors.
In one embodiment, the negative high trimming resistor string MSB _ Right includes 2l1 first resistors connected in series, the node between each two connected first resistors being connected to the ground through a control switch in one embodiment, the negative low trim resistor string L SB _ Right comprises 2kThe node between every two connected second resistors is connected with the ground end through a control switch, wherein the resistance values of the first resistors and the second resistors are different, and the negative low-order trimming resistor string L SB _ Right is 2kThe total resistance of the series of second resistors may be equal to the resistance of the first resistor, e.g., the resistance of the second resistors is R/4 and the resistance of the first resistors is R. in one embodiment, l ranges from 2-16, k ranges from 2-16, e.g., l ranges from 3, 5, 8, 12, etc., and k ranges from 3, 5, 8, 12, etc. for example, the negative high trim resistor string MSB _ Right includes m first resistors and the negative low trim resistor string L SB _ Right includes n second resistorsThe number of resistors in resistor string L SB _ L eft may be the same or different.
In one embodiment, the node between the positive low trimming resistor string L SB _ L eft and the negative low trimming resistor string L SB _ Right is connected to ground through a switch S0.
Specifically, the positive high trim resistor string MSB _ Right, the negative high trim resistor string MSB _ Right, the positive low trim resistor string SB _ 0, and the negative low trim resistor string 1SB _ Right each include a plurality of resistors R _ M2, R _ M3R _ Mm 4, R _ M1, R _ M2R _ MmR, R _ 51 6, R _ 72R _ 9n, R _ 01 _ 12R _ 2nR connected in series, the nodes between the two connected resistors are connected to the ground through control switches S _ M3 to S _ M (M-1) 4, S _ 51 to S _ 7(M-1) 8, S _ 91R to S _ (M-1) M1 to S _ M (M-1) R, and the positive low trim resistor string 0 _ 1 and the negative low trim resistor string 2SB _ R1 to S _ M (M-1) R1, and the control signals R _ M1 to S _ M2R _ M (M-1) R1, R _ 1 to S _ M _ R _ 1) R _ R1 are provided to the control switches R1, R1 to R2R 1 to R1, R2R 1 to R1, R1 to R2R 1 to R1, R2R 1, R2R 1, and R2R 1 to R2R 1, R2R 1 to R1, R2R 1 to R1, R2R 1, R1 to R2R 1 to R1, R1 to R2R 1, R2R 1, and R2R 1, and R2R 1, R.
In an embodiment, the trimming circuit further includes: a control resistor R11, the control resistor R11 is connected between a node between the first base resistor R7 and the first trimming amplitude control resistor R8 and a node between the second base resistor R10 and the second trimming amplitude control resistor R9. In this embodiment, the control resistor R11 can increase the unit resistance value with the same trimming accuracy, and reduce the number of unit resistors required to be connected in parallel, thereby reducing the total number of resistors, i.e., reducing the total chip area and the cost. It should be understood that the control resistor R11 is optional, and the control resistor R11 may not be included in other embodiments of the present application.
In this embodiment, the high-order trimming circuit can achieve trimming of l bits, the low-order trimming circuit can achieve trimming of k bits, the positive and negative trimming can achieve trimming of 1 bit, and the trimming amplitude control can achieve trimming of 1 bit, so that trimming of l + k +2 bits can be achieved.
It can be seen that high-precision trimming can be realized in the embodiment. Compared with the prior art, the resistor trimming circuit in the embodiment has the advantages that the number of the resistors and the switches is small, the area of a chip can be reduced, and the cost is reduced.
Example two
Referring to fig. 5, in the embodiment, the positive high trimming resistor string MSB _ includes 7 resistors with resistance R, the negative high trimming resistor string MSB _ Right includes 7 resistors with resistance R, the positive low trimming resistor string SB _ 0 includes 4 resistors with resistance R/4, the negative low trimming resistor string 1SB _ Right includes 4 resistors with resistance R/4, the electrical trimming circuit can implement trimming resistance control of 7, wherein bit <6> indicates selection of the trimming width control resistor, when 0 indicates that the control switch S _ R2 of the first trimming width control resistor R is closed, the control switch S _ RR of the second trimming width control resistor R is also closed, when 1 indicates that the control switch S _ RR of the second trimming width control resistor R is open, when 5 indicates that the control switch S _ R3 of the first trimming width control resistor R is open, when the control switch S _ RR is open, when the control switch S _ R is open, the control switch S _ R3 of the second trimming width control resistor R is open, when the control switch S _ R is open, when the control voltage is negative trimming width control voltage, when the control switch S _ R is open, the control voltage is equal to the control voltage S3, when the control voltage is equal to 0, the control voltage is equal to 0, i.e., the control voltage is equal to 0, i.g., the control voltage is equal to 1, the control voltage, i.e., the control voltage is equal to 0, the control voltage is equal to 0, i.e., the control voltage is equal to 0, the control voltage of the control switches 3, i.e., the control switches 3, the control switches are set to equal to 0, the control voltage of the control switches 3, i.e., the control switches 3, the control switches are set to equal to 0, the control voltage of the control switches, the control switches 3.
It should be noted that all or any of the embodiments described above may be combined with each other, unless stated otherwise or such embodiments may be functionally and/or architecturally mutually exclusive.
It is noted that, in the present patent application, relational terms such as first and second, and the like are used solely to distinguish one entity or action from another entity or action without necessarily requiring or implying any actual such relationship or order between such entities or actions. Also, the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus. Without further limitation, the use of the verb "comprise a" to define an element does not exclude the presence of another, same element in a process, method, article, or apparatus that comprises the element. In the present patent application, if it is mentioned that a certain action is executed according to a certain element, it means that the action is executed according to at least the element, and two cases are included: performing the action based only on the element, and performing the action based on the element and other elements. The expression of a plurality of, a plurality of and the like includes 2, 2 and more than 2, more than 2 and more than 2.
All documents mentioned in this specification are to be considered as being incorporated in their entirety into the disclosure of the present application so as to be subject to modification as necessary. It should be understood that the above description is only a preferred embodiment of the present disclosure, and is not intended to limit the scope of the present disclosure. Any modification, equivalent replacement, improvement, etc. made within the spirit and principle of one or more embodiments of the present disclosure should be included in the scope of protection of one or more embodiments of the present disclosure.
In some cases, the actions or steps recited in the claims may be performed in a different order than in the embodiments and still achieve desirable results. In addition, the processes depicted in the accompanying figures do not necessarily require the particular order shown, or sequential order, to achieve desirable results. In some embodiments, multitasking and parallel processing may also be possible or may be advantageous.
Claims (12)
1. A differential amplifier common-mode rejection ratio and gain trimming circuit, comprising:
a first output resistor and a second output resistor are connected between the inverting input end and the output end of the differential amplifier, and a third output resistor and a fourth output resistor are connected between the non-inverting input end of the differential amplifier and a reference voltage;
a T-shaped trimming resistor is connected between a node between the first output resistor and the second output resistor and a node between the third output resistor and the fourth output resistor;
wherein, T type trimming resistance includes: the high-order trimming resistor string of positive direction, the low-order trimming resistor string of positive direction, negative direction low-order trimming resistor string and negative direction high-order trimming resistor string that connect gradually.
2. The differential amplifier common-mode rejection ratio and gain trimming circuit of claim 1, wherein said T-shaped trimming resistor further comprises: the first base resistor, the second base resistor, the first trimming amplitude control resistor and the second trimming amplitude control resistor;
the first base resistor is connected between a node between the first output resistor and the second output resistor and the first trimming amplitude control resistor;
the second basic resistor is connected between a node between the third output resistor and the fourth output resistor and the second trimming amplitude control resistor;
the positive high-position trimming resistor string, the positive low-position trimming resistor string, the negative low-position trimming resistor string and the negative high-position trimming resistor string are sequentially connected in series between the first trimming amplitude control resistor and the second trimming amplitude control resistor, and the first trimming amplitude control resistor and the second trimming amplitude control resistor are respectively and independently connected in parallel with a control switch.
3. The differential amplifier common-mode rejection ratio and gain trimming circuit of claim 2, wherein said forward high-order trimming resistor string comprises 2l-1 series-connected first resistors, the node between each two connected first resistors being connected to the ground via a control switch.
4. The differential amplifier common-mode rejection ratio and gain trimming circuit of claim 3, wherein said forward low-order trimming resistor string comprises 2kAnd the node between every two connected second resistors is connected with the ground end through a control switch.
5. The differential amplifier common-mode rejection ratio and gain trimming circuit of claim 3, wherein a value of l ranges from 2 to 16, and a value of k ranges from 2 to 16.
6. The differential amplifier common-mode rejection ratio and gain trimming circuit of claim 2, wherein said negative high-order trimming resistor string comprises 2l-1 series-connected first resistors, the node between each two connected first resistors being connected to the ground via a control switch.
7. The differential amplifier common-mode rejection ratio and gain trimming circuit of claim 6, wherein said negative low-side trimming resistor string comprises 2kAnd the node between every two connected second resistors is connected with the ground end through a control switch.
8. The differential amplifier common-mode rejection ratio and gain trimming circuit of claim 6, wherein a value of l ranges from 2 to 16, and a value of k ranges from 2 to 16.
9. The differential amplifier common-mode rejection ratio and gain trimming circuit of claim 2, wherein said trimming circuit further comprises: and the control resistor is connected between a node between the first basic resistor and the first trimming amplitude control resistor and a node between the second basic resistor and the second trimming amplitude control resistor.
10. The differential amplifier common-mode rejection ratio and gain trimming circuit of claim 1, wherein said trimming circuit further comprises a first input resistor connected between an inverting input voltage and an inverting input.
11. The differential amplifier common-mode rejection ratio and gain trimming circuit as claimed in claim 1, wherein said trimming circuit further comprises a second input resistor connected between a non-inverting input voltage and a non-inverting input.
12. The differential amplifier common-mode rejection ratio and gain trimming circuit of claim 1, wherein a node between said positive low-side trimming resistor string and said negative low-side trimming resistor string is connected to ground through a switch.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010420668.7A CN111431492B (en) | 2020-05-18 | 2020-05-18 | Differential amplifier common mode rejection ratio and gain trimming circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010420668.7A CN111431492B (en) | 2020-05-18 | 2020-05-18 | Differential amplifier common mode rejection ratio and gain trimming circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN111431492A true CN111431492A (en) | 2020-07-17 |
| CN111431492B CN111431492B (en) | 2023-09-05 |
Family
ID=71551166
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202010420668.7A Active CN111431492B (en) | 2020-05-18 | 2020-05-18 | Differential amplifier common mode rejection ratio and gain trimming circuit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN111431492B (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112468103A (en) * | 2021-02-01 | 2021-03-09 | 艾乐德电子（南京）有限公司 | Differential sampling circuit and method for improving common mode rejection ratio |
Citations (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20050247996A1 (en) * | 2004-05-05 | 2005-11-10 | Taiwan Semiconductor Manufacturing Co., Ltd. | Storing information with electrical fuse for device trimming |
| US20070279030A1 (en) * | 2006-06-02 | 2007-12-06 | Andigilog, Inc. | Trimmable bandgap circuit |
| CN101330291A (en) * | 2008-07-22 | 2008-12-24 | 中国电子科技集团公司第二十四研究所 | Method for repairing and regulating resistance network of high precision digital-to-analog converter |
| US20110025419A1 (en) * | 2009-07-29 | 2011-02-03 | Freescale Semiconductor, Inc | Differential amplifier with offset voltage trimming |
| US8618786B1 (en) * | 2009-08-31 | 2013-12-31 | Altera Corporation | Self-biased voltage regulation circuitry for memory |
| CN107612512A (en) * | 2017-08-22 | 2018-01-19 | 西安微电子技术研究所 | High accuracy, the Flouride-resistani acid phesphatase operational amplifier of low noise trim circuit and method for repairing and regulating |
| US20180323748A1 (en) * | 2017-05-02 | 2018-11-08 | Microchip Technology Incorporated | Methods of adjusting gain error in instrumentation amplifiers |
| CN110277966A (en) * | 2019-05-09 | 2019-09-24 | 上海类比半导体技术有限公司 | A kind of self-calibration circuit and calibration method |
| CN110380692A (en) * | 2019-06-28 | 2019-10-25 | 上海类比半导体技术有限公司 | A kind of difference amplifier trims circuit |
| CN110830022A (en) * | 2018-08-10 | 2020-02-21 | 圣邦微电子（北京）股份有限公司 | Trimming circuit and chip |
-
2020
- 2020-05-18 CN CN202010420668.7A patent/CN111431492B/en active Active
Patent Citations (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20050247996A1 (en) * | 2004-05-05 | 2005-11-10 | Taiwan Semiconductor Manufacturing Co., Ltd. | Storing information with electrical fuse for device trimming |
| US20070279030A1 (en) * | 2006-06-02 | 2007-12-06 | Andigilog, Inc. | Trimmable bandgap circuit |
| CN101330291A (en) * | 2008-07-22 | 2008-12-24 | 中国电子科技集团公司第二十四研究所 | Method for repairing and regulating resistance network of high precision digital-to-analog converter |
| US20110025419A1 (en) * | 2009-07-29 | 2011-02-03 | Freescale Semiconductor, Inc | Differential amplifier with offset voltage trimming |
| US8618786B1 (en) * | 2009-08-31 | 2013-12-31 | Altera Corporation | Self-biased voltage regulation circuitry for memory |
| US20180323748A1 (en) * | 2017-05-02 | 2018-11-08 | Microchip Technology Incorporated | Methods of adjusting gain error in instrumentation amplifiers |
| CN107612512A (en) * | 2017-08-22 | 2018-01-19 | 西安微电子技术研究所 | High accuracy, the Flouride-resistani acid phesphatase operational amplifier of low noise trim circuit and method for repairing and regulating |
| CN110830022A (en) * | 2018-08-10 | 2020-02-21 | 圣邦微电子（北京）股份有限公司 | Trimming circuit and chip |
| CN110277966A (en) * | 2019-05-09 | 2019-09-24 | 上海类比半导体技术有限公司 | A kind of self-calibration circuit and calibration method |
| CN110380692A (en) * | 2019-06-28 | 2019-10-25 | 上海类比半导体技术有限公司 | A kind of difference amplifier trims circuit |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112468103A (en) * | 2021-02-01 | 2021-03-09 | 艾乐德电子（南京）有限公司 | Differential sampling circuit and method for improving common mode rejection ratio |
| CN112468103B (en) * | 2021-02-01 | 2021-05-25 | 艾乐德电子（南京）有限公司 | Differential sampling circuit and method for improving common mode rejection ratio |
Also Published As
| Publication number | Publication date |
|---|---|
| CN111431492B (en) | 2023-09-05 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN110380692B (en) | Trimming circuit of differential amplifier | |
| JP3986970B2 (en) | D / A converter | |
| EP1800398B1 (en) | Unified analog input front end apparatus and method | |
| CN105871375B (en) | Analog-to-digital converter and for calibrate its offset calibration method | |
| CN110277966B (en) | Self-calibration circuit and calibration method | |
| US7737772B2 (en) | Bandwidth-adjustable filter | |
| CN112187214B (en) | IO impedance calibration circuit and method of FPGA | |
| WO2021012747A1 (en) | Digital-to-analog conversion circuit | |
| KR20060091991A (en) | The gain controlled amplifier and the cascoded gain controlled amplifier on the basis of it | |
| CN111342786B (en) | Differential amplifier common mode rejection ratio and gain trimming circuit | |
| US4896157A (en) | Digital to analog converter having single resistive string with shiftable voltage thereacross | |
| CN111431492A (en) | Common mode rejection ratio and gain trimming circuit of differential amplifier | |
| CN112468103B (en) | Differential sampling circuit and method for improving common mode rejection ratio | |
| US11303294B2 (en) | Digital to analog converters | |
| US5204679A (en) | Differential analog-digital converter | |
| CN113517891B (en) | Linear calibration system and method applied to digital-to-analog converter | |
| CN115412092A (en) | High-linearity tailless current-steering digital-to-analog converter | |
| JPS62173809A (en) | Amplifier | |
| US9374064B1 (en) | Micro-step resistance networks | |
| WO1981000653A1 (en) | Cyclic digital-to-analog conversion system | |
| EP0421653A2 (en) | Technique for compensating switched capacitor circuits having gain-setting resistors | |
| US6642779B2 (en) | Trimming impedance between two nodes connected to a non-fixed voltage level | |
| CN221261107U (en) | Current high-precision sampling device and current control equipment | |
| CN114095021A (en) | Calibration method and circuit for resistor mismatch of resistor type digital-to-analog converter | |
| WO1992019045A1 (en) | Precision digital-to-analog converter |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |