CN111309302A - 一种基于LaTeX的四则运算与三角函数混合运算公式转换Verilog代码的方法 - Google Patents
一种基于LaTeX的四则运算与三角函数混合运算公式转换Verilog代码的方法 Download PDFInfo
- Publication number
- CN111309302A CN111309302A CN202010081543.6A CN202010081543A CN111309302A CN 111309302 A CN111309302 A CN 111309302A CN 202010081543 A CN202010081543 A CN 202010081543A CN 111309302 A CN111309302 A CN 111309302A
- Authority
- CN
- China
- Prior art keywords
- variables
- list
- formula
- expression
- mathematical
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F8/00—Arrangements for software engineering
- G06F8/30—Creation or generation of source code
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Management, Administration, Business Operations System, And Electronic Commerce (AREA)
- Devices For Executing Special Programs (AREA)
Abstract
Description
Claims (3)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202010081543.6A CN111309302B (zh) | 2020-02-06 | 2020-02-06 | 一种基于LaTeX的四则运算与三角函数混合运算公式转换Verilog代码的方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202010081543.6A CN111309302B (zh) | 2020-02-06 | 2020-02-06 | 一种基于LaTeX的四则运算与三角函数混合运算公式转换Verilog代码的方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN111309302A true CN111309302A (zh) | 2020-06-19 |
CN111309302B CN111309302B (zh) | 2023-04-18 |
Family
ID=71144974
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202010081543.6A Active CN111309302B (zh) | 2020-02-06 | 2020-02-06 | 一种基于LaTeX的四则运算与三角函数混合运算公式转换Verilog代码的方法 |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN111309302B (zh) |
Citations (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6564354B1 (en) * | 2000-06-01 | 2003-05-13 | Hewlett Packard Development Company, L.P. | Method for translating conditional expressions from a non-verilog hardware description language to verilog hardware description language while preserving structure suitable for logic synthesis |
CN1421004A (zh) * | 1999-10-14 | 2003-05-28 | 目标储油层公司 | 利用符号语言翻译器产生软件代码的方法和*** |
US6625798B1 (en) * | 2000-07-25 | 2003-09-23 | Hewlett-Packard Development Company, L.P. | Method for translating conditional expressions from a non-verilog hardware description language to verilog hardware description language while preserving structure suitable for logic synthesis |
JP2009268031A (ja) * | 2008-04-30 | 2009-11-12 | Sony Corp | 算術復号装置 |
CN101814025A (zh) * | 2009-12-07 | 2010-08-25 | 西安奇维测控科技有限公司 | 并行SCRAMBLE算法Verilog HDL代码自动生成器及方法 |
CN101826011A (zh) * | 2009-12-07 | 2010-09-08 | 西安奇维测控科技有限公司 | 并行CRC算法Verilog HDL代码自动生成器及其方法 |
US8359586B1 (en) * | 2007-08-20 | 2013-01-22 | The Mathworks, Inc. | Code generation |
CN103425773A (zh) * | 2013-08-02 | 2013-12-04 | 深圳市菁优网络科技有限公司 | 一种利用原生Html在网页中快速显示数学公式的方法 |
KR101458581B1 (ko) * | 2013-04-25 | 2014-11-05 | 서울대학교산학협력단 | 수식-문자열 변환 시스템 및 이를 이용한 수식-문자열 변환 방법 |
WO2016095502A1 (zh) * | 2014-12-17 | 2016-06-23 | 百度在线网络技术(北京)有限公司 | 数学公式处理方法、装置、设备和计算机存储介质 |
CN106648635A (zh) * | 2016-12-08 | 2017-05-10 | 福建天泉教育科技有限公司 | 跨平台的公式编辑与渲染方法及*** |
CN107832270A (zh) * | 2017-10-17 | 2018-03-23 | 金炜 | 基于LaTeX的公式编辑方法和公式编辑器 |
CN108304166A (zh) * | 2018-01-18 | 2018-07-20 | 北京航空航天大学 | 一种人工智能程序员根据公式描述书写源程序的方法 |
CN109190093A (zh) * | 2018-08-30 | 2019-01-11 | 杭州电子科技大学 | 一种在线Verilog代码自动判决***的自动评分方法 |
US10229096B1 (en) * | 2016-05-06 | 2019-03-12 | The Mathworks, Inc. | Automatic generation of a presentation from code based on analysis of an intermediate version of the code |
-
2020
- 2020-02-06 CN CN202010081543.6A patent/CN111309302B/zh active Active
Patent Citations (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1421004A (zh) * | 1999-10-14 | 2003-05-28 | 目标储油层公司 | 利用符号语言翻译器产生软件代码的方法和*** |
US6564354B1 (en) * | 2000-06-01 | 2003-05-13 | Hewlett Packard Development Company, L.P. | Method for translating conditional expressions from a non-verilog hardware description language to verilog hardware description language while preserving structure suitable for logic synthesis |
US6625798B1 (en) * | 2000-07-25 | 2003-09-23 | Hewlett-Packard Development Company, L.P. | Method for translating conditional expressions from a non-verilog hardware description language to verilog hardware description language while preserving structure suitable for logic synthesis |
US8359586B1 (en) * | 2007-08-20 | 2013-01-22 | The Mathworks, Inc. | Code generation |
JP2009268031A (ja) * | 2008-04-30 | 2009-11-12 | Sony Corp | 算術復号装置 |
CN101826011A (zh) * | 2009-12-07 | 2010-09-08 | 西安奇维测控科技有限公司 | 并行CRC算法Verilog HDL代码自动生成器及其方法 |
CN101814025A (zh) * | 2009-12-07 | 2010-08-25 | 西安奇维测控科技有限公司 | 并行SCRAMBLE算法Verilog HDL代码自动生成器及方法 |
KR101458581B1 (ko) * | 2013-04-25 | 2014-11-05 | 서울대학교산학협력단 | 수식-문자열 변환 시스템 및 이를 이용한 수식-문자열 변환 방법 |
CN103425773A (zh) * | 2013-08-02 | 2013-12-04 | 深圳市菁优网络科技有限公司 | 一种利用原生Html在网页中快速显示数学公式的方法 |
WO2016095502A1 (zh) * | 2014-12-17 | 2016-06-23 | 百度在线网络技术(北京)有限公司 | 数学公式处理方法、装置、设备和计算机存储介质 |
US10229096B1 (en) * | 2016-05-06 | 2019-03-12 | The Mathworks, Inc. | Automatic generation of a presentation from code based on analysis of an intermediate version of the code |
CN106648635A (zh) * | 2016-12-08 | 2017-05-10 | 福建天泉教育科技有限公司 | 跨平台的公式编辑与渲染方法及*** |
CN107832270A (zh) * | 2017-10-17 | 2018-03-23 | 金炜 | 基于LaTeX的公式编辑方法和公式编辑器 |
CN108304166A (zh) * | 2018-01-18 | 2018-07-20 | 北京航空航天大学 | 一种人工智能程序员根据公式描述书写源程序的方法 |
CN109190093A (zh) * | 2018-08-30 | 2019-01-11 | 杭州电子科技大学 | 一种在线Verilog代码自动判决***的自动评分方法 |
Non-Patent Citations (1)
Title |
---|
张志伟;孔凡让;柴华;: "从Postscript格式文献中提取数学公式的方法" * |
Also Published As
Publication number | Publication date |
---|---|
CN111309302B (zh) | 2023-04-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10140099B2 (en) | Systems and methods for generating code from executable models with floating point data | |
Liang et al. | Floating point unit generation and evaluation for FPGAs | |
KR20190090817A (ko) | 부동 소수점 수를 누산하기 위한 산술 연산을 수행하는 장치 및 방법 | |
CN102103479B (zh) | 浮点运算器及浮点运算的处理方法 | |
CN106325810A (zh) | 微处理器 | |
CN109947431B (zh) | 一种代码生成方法、装置、设备及存储介质 | |
CN111897580B (zh) | 一种可重构阵列处理器的指令调度***及方法 | |
Sullivan et al. | Truncated error correction for flexible approximate multiplication | |
CN101986259B (zh) | 无符号定点除法器 | |
CN111143038B (zh) | Risc-v架构微处理器内核信息模型建模及生成方法 | |
CN111309302B (zh) | 一种基于LaTeX的四则运算与三角函数混合运算公式转换Verilog代码的方法 | |
CN1740962A (zh) | 一种快速流水线型除法器 | |
CN100549998C (zh) | 一种数据处理装置及其建立方法 | |
US20210224035A1 (en) | Xiu-accumulating register, xiu-accumulating register circuit, and electronic device | |
CN1280707C (zh) | 一种除法器 | |
CN114385540A (zh) | 一种数据单位换算方法及装置 | |
Sanchez et al. | LOCOFloat: A low-cost floating-point format for FPGAs.: Application to HIL simulators | |
US20070250803A1 (en) | High-level synthesis method and high-level synthesis system | |
Hashemian et al. | Composition algebra: Process composition using algebraic rules | |
Magron et al. | Certified roundoff error bounds using bernstein expansions and sparse krivine-stengle representations | |
CN110427172A (zh) | 浮点数处理方法、装置、设备及计算机可读存储介质 | |
CN103699729A (zh) | 模乘法器 | |
US11604646B2 (en) | Processor comprising a double multiplication and double addition operator actuable by an instruction with three operand references | |
Cattaneo et al. | Fixed point exploitation via compiler analyses and transformations: POSTER | |
CN109799973B (zh) | 一种数据驱动的用户透明的可扩展编程方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
CB03 | Change of inventor or designer information |
Inventor after: Huang Jiye Inventor after: Guo Tongdong Inventor after: Gao Mingyu Inventor after: Xie Shanggang Inventor after: He Zhiwei Inventor after: Yang Yuxiang Inventor after: Dong Zhekang Inventor after: Lin Huipin Inventor before: Huang Jiye Inventor before: Guo Dongdong Inventor before: Gao Mingyu Inventor before: Xie Shanggang Inventor before: He Zhiwei Inventor before: Yang Yuxiang Inventor before: Dong Zhekang Inventor before: Lin Huipin |
|
CB03 | Change of inventor or designer information | ||
GR01 | Patent grant | ||
GR01 | Patent grant |