CN110598236A - Signal integrity testing method and system based on simulation model and free topology structure - Google Patents

Signal integrity testing method and system based on simulation model and free topology structure Download PDF

Info

Publication number
CN110598236A
CN110598236A CN201910568514.XA CN201910568514A CN110598236A CN 110598236 A CN110598236 A CN 110598236A CN 201910568514 A CN201910568514 A CN 201910568514A CN 110598236 A CN110598236 A CN 110598236A
Authority
CN
China
Prior art keywords
optimal
spacewire bus
network topology
model
tested
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201910568514.XA
Other languages
Chinese (zh)
Other versions
CN110598236B (en
Inventor
王喆
崔斌
张洪伟
王文炎
丁丽娜
刘辉
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
China Academy of Space Technology CAST
Original Assignee
China Academy of Space Technology CAST
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by China Academy of Space Technology CAST filed Critical China Academy of Space Technology CAST
Priority to CN201910568514.XA priority Critical patent/CN110598236B/en
Publication of CN110598236A publication Critical patent/CN110598236A/en
Application granted granted Critical
Publication of CN110598236B publication Critical patent/CN110598236B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/22Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2205Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
    • G06F11/221Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test buses, lines or interfaces, e.g. stuck-at or open line faults

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Monitoring And Testing Of Transmission In General (AREA)

Abstract

A method for comparing output curves by establishing a network topological structure and a network topological physical structure is adopted, various attributes influencing the waveform integrity of the output curves are changed to obtain an optimal network topological structure and an optimal network topological physical structure, and then the optimal IBIS model and the coupling line attributes in the optimal network topological structure are adjusted according to the output waveform curve of the optimal network topological physical structure until an output waveform curve closest to a theoretical transmission waveform curve is obtained.

Description

Signal integrity testing method and system based on simulation model and free topology structure
Technical Field
The invention relates to a signal integrity testing method and system based on a simulation model and a free topological structure, and belongs to the field of high-speed bus signal integrity analysis and evaluation.
Background
The SpaceWire bus provides a brand-new bus aiming at the defects of low communication speed, short transmission distance, poor protocol matching, lack of error correction and fault tolerance mechanisms, high power consumption, heavier cables and the like of the traditional RS422 bus, CAN bus, 1553B bus and the like. As a transmission bus of high-speed data, the SpaceWire bus has an increasingly wide application range in the aerospace field at home and abroad, and for the first generation SpaceWire bus used for aerospace communication, the designed transmission frequency is 280 MHz; the second generation SpaceWire bus currently in the end of development is designed to transmit at 680 MHz. Compared with the traditional 1553B bus and the like, the transmission frequency of the bus is improved by tens of times and far exceeds the lower classified limit of 50MHz of a high-speed transmission system, so that the signal integrity problems such as differential signals, link crosstalk, transmission line effect and the like are inevitably generated in practical application, and the corresponding signal integrity evaluation needs to be carried out before the bus is used.
However, a signal integrity evaluation method for a SpaceWire bus free topology structure and a signal integrity evaluation standard for a high-speed data bus for aerospace do not exist in China, an ideal model of a device is adopted for signal integrity simulation in a PCB design stage in a traditional signal integrity test, the device model and a simulation result are not corrected, the obtained test result is low in precision, and repeated production of hardware is easily caused.
Disclosure of Invention
The technical problem solved by the invention is as follows: aiming at the defects of the prior art, the problems of inaccurate model, inaccurate simulation result, long test time caused by repeated production of hardware and the like in the traditional test means are solved by combining simulation and test, the signal integrity test method and the system based on the simulation model and the free topological structure are provided, the defects of the traditional method are overcome by optimizing a device model and using a physical topological structure to test and correct the simulation result, and the difficulty of evaluating the integrity of the high-speed data bus signals for space navigation is solved.
The technical solution of the invention is as follows:
a signal integrity test method based on a simulation model and a free topological structure comprises the following steps:
(1) testing the SpaceWire bus to be tested, acquiring a V-T curve and a V-I curve of the SpaceWire bus to be tested, establishing an IBIS model of the SpaceWire bus to be tested according to the V-T curve and the V-I curve, and optimizing the model;
(2) establishing a board card simulation model according to PCB lamination parameters of the board card for testing, and forming a network topology structure with the IBIS model obtained in the step (2);
(3) setting the type, the length and the line spacing of a coupling line for transmission between the IBIS model and the board card simulation model according to the model task requirement, and setting an initial value of the matching impedance of the coupling line;
(4) inputting a simulation excitation source signal to the IBIS model, changing the types of the coupling lines, changing the lengths and the intervals of the coupling lines under the condition of the same type, and acquiring the lengths and the intervals of the coupling lines corresponding to the output waveform curve of the optimal IBIS model under the condition of the same type of the coupling lines;
(5) on the basis of the step (4), changing the initial value of the matching impedance of the coupling line, and acquiring the initial value of the matching impedance of the coupling line corresponding to the output waveform curve of the optimal IBIS model under the condition of acquiring the initial values of the matching impedance of different coupling lines;
(6) obtaining an optimal network topology structure according to the length and the distance of the coupling line determined in the step (4) and the initial value of the matching impedance of the coupling line determined in the step (6);
(7) setting a connection mode of a SpaceWire bus and a communication network by using the optimal network topology structure in the step (6), inputting a simulation excitation source signal, setting N paths of the communication network, setting N-1 paths as infringement network channels, setting 1 path as a signal source-free blank network channel, infringeing the passive blank network channel by using the N-1 paths of infringement network channels, and acquiring 1 signal integrity simulation curve; wherein, the obtained output waveform curves are all waveform eye diagrams;
(8) adding dither noise to the simulation excitation source signal without changing the simulation excitation source signal, changing the dither noise value until the noise value reaches the upper limit of the optimal network topology structure, meeting the noise value selection condition, and recording the current noise value;
(9) forming a network topology object structure by using the SpaceWire bus to be tested and the board card for testing, keeping the length and the distance of the coupling lines of the board card for testing consistent with the optimal network topology structure in the step (6), changing the capacitance and the inductance value at the interface of the SpaceWire bus to be tested, obtaining the coupling line matching impedance consistent with the optimal network topology structure, and determining the network topology object structure;
(10) according to the network topology real object structure determined in the step (9), testing by using a signal generator and a high-speed digital oscilloscope, continuously increasing the SpaceWire bus working speed to be tested, obtaining output waveform curves of the network topology real object structure obtained under the condition of different SpaceWire bus working speeds to be tested, selecting output waveform curves meeting speed selection conditions from all waveform eye diagrams, and recording the SpaceWire bus working speed corresponding to the selected waveform eye diagram as the optimal working speed;
(11) determining an optimal network topology physical structure according to the noise value recorded in the step (8) and the optimal working speed recorded in the step (10), and acquiring a signal integrity waveform of the optimal network topology physical structure;
(12) and comparing the output waveform curves of the optimal network topological structure and the optimal network topological physical structure, and adjusting the optimal IBIS model and the coupling line attribute in the optimal network topological structure according to the output waveform curve of the optimal network topological physical structure until the adjusted output waveform amplitude value floating deviation and the transmission delay deviation of the optimal network topological structure are within a specified range.
In the step (1), the IBIS model needs to be optimized after the IBIS model is established, and the specific optimization content is as follows: the parasitic capacitance (C _ pkg), the parasitic resistance (R _ pkg), the parasitic inductance (L _ pkg) and the own parasitic capacitance (C _ comp) of the model port are corrected.
In the step (3), the initial value range of the matching impedance of the coupling line is 80 Ω -120 Ω.
In the step (4), the types of the coupling lines include a differential transmission strip line, a differential transmission microstrip line, a single-ended strip line and a single-ended microstrip line, the line spacing range is 8-20 mil, and the length range is 1000-10000 mil.
In the step (8), the added jitter noise initial value is 0ps, the stepping range is 5 ps-10 ps, and the upper limit noise value of the optimal network topology is 380 ps.
The noise value selection condition and the rate selection condition are specifically as follows: the eye height of the curved wave eye pattern decreases or the eye distance becomes smaller.
Specifically, the eye height or the eye distance of the waveform eye pattern is reduced to 95% of the original eye height or the original eye distance.
In the step (10), the initial value of the SpaceWire bus working rate is 100MHz, and the stepping range is 10 MHz-20 MHz until the highest working rate of the SpaceWire bus is 280 MHz.
In the step (12), the specified ranges of the waveform amplitude floating deviation and the transmission delay deviation are both 10%.
The utility model provides a signal integrality test system based on simulation model and free topological structure, includes the SpaceWire bus that awaits measuring, SpaceWire bus test integrated circuit board, industrial computer, signal generator, multichannel digital oscilloscope, wherein:
the SpaceWire bus test board card: providing a testing hardware environment for the SpaceWire bus to be tested, and forming a network topology physical structure with the SpaceWire bus to be tested;
an industrial personal computer: obtaining an optimal network topology structure by independently changing the length and the distance of a coupling line, the initial value of the matching impedance of the coupling line and the type of the coupling line by using an IBIS model and a board card simulation model of a SpaceWire bus to be tested, adjusting parameters of a SpaceWire bus test board card according to the parameters of the optimal network topology structure, providing needed jitter noise to the SpaceWire bus test board card and controlling the working rate of the SpaceWire bus in real time;
a signal generator: generating a simulation excitation source signal required in the test process;
a multi-channel digital oscilloscope: and displaying and comparing output waveforms generated after receiving the excitation signal by the optimal network topology real object structure which is obtained after the optimal network topology structure and the parameters are adjusted and contains the SpaceWire bus to be tested and the SpaceWire bus test board card.
Compared with the prior art, the invention has the advantages that:
the invention provides a signal integrity test method and a system based on a simulation model and a free topological structure, aiming at an IBIS model for simulating the signal integrity of a SpaceWire bus, correcting the influence of parasitic capacitance, parasitic resistance, parasitic inductance and self parasitic capacitance on the model by using an S parameter compensation mode, simulating a plurality of items aiming at main influence factors of the signal integrity of a free topological connection structure of a SpaceWire bus transmission network, meanwhile, aiming at the free topological physical structure of the SpaceWire bus instead of the traditional point-to-point connection structure, a targeted testing device and a targeted testing process are designed, the simulation result of the network topological structure is corrected, the signal integrity test is more consistent with the actual use condition, the result is more accurate, the defect of inaccuracy of the model in the prior art is overcome, and the confidence coefficient of the corresponding signal integrity evaluation method is improved.
Drawings
FIG. 1 is a flow chart of a method provided by the present invention;
FIG. 2 is a waveform diagram of the output waveform of the present invention after adding dither noise;
FIG. 3 is a waveform diagram of an output of an optimal network topology physical structure provided by the present invention;
Detailed Description
The invention provides a signal integrity test method based on a simulation model and a free topological structure, which is carried out based on the following system:
the signal integrity test system aiming at the SpaceWire bus free topology structure comprises: the device comprises a SpaceWire bus to be tested, a SpaceWire bus test board card, an industrial personal computer, a signal generator, a multi-channel digital oscilloscope, a programmable power supply and the like.
An industrial personal computer: obtaining an optimal network topology structure by independently changing the length and the distance of a coupling line, the initial value of the matching impedance of the coupling line and the type of the coupling line by using an IBIS model and a board card simulation model of a SpaceWire bus to be tested, adjusting parameters of a SpaceWire bus test board card according to the parameters of the optimal network topology structure, providing needed jitter noise to the SpaceWire bus test board card and controlling the working rate of the SpaceWire bus in real time;
the SpaceWire bus test board card: the system comprises modules such as an interface, a processor, an FPGA, a clock, a memory and the like, provides a testing hardware environment for a SpaceWire bus to be tested, and forms a network topology object structure with the SpaceWire bus to be tested;
a program-controlled power supply: the power supply is responsible for supplying power to the test board card, and meanwhile, the power supply is required to have a function of bias in the test process, so that the output voltage amplitude of the power supply is required to be adjustable;
a signal generator: generating a simulation excitation source signal required in the test process;
a multi-channel digital oscilloscope: and displaying and comparing output waveforms generated after receiving the excitation signal by the optimal network topology real object structure which is obtained after the optimal network topology structure and the parameters are adjusted and contains the SpaceWire bus to be tested and the SpaceWire bus test board card.
The invention aims at a signal integrity test method based on a simulation model and a free topological structure;
as shown in fig. 1, the method for testing signal integrity based on the simulation model and the free topology structure includes the following steps:
(1) testing the SpaceWire bus to be tested according to the SpaceWire bus to be tested set by the model task, acquiring a V-T curve and a V-I curve of the SpaceWire bus to be tested, and establishing an IBIS model of the SpaceWire bus to be tested according to the V-T curve and the V-I curve;
(2) optimizing the IBIS model obtained in the step (1), and correcting parameters of a parasitic capacitor (C _ pkg), a parasitic resistor (R _ pkg), a parasitic inductor (L _ pkg), an own parasitic capacitor (C _ comp) and the like of a model port;
(3) establishing a board card simulation model according to PCB lamination parameters of the board card for testing, setting a dielectric constant of a medium 1, a thickness of a wire 1, a dielectric constant of a medium 2 and a thickness of a wire 2 in the PCB lamination, and forming a network topology structure with the IBIS model obtained in the step (2);
(4) the type, the length and the line spacing of the coupling line for transmission between the IBIS model and the board card simulation model are set according to model task requirements, and the type of the coupling line comprises the following steps: the differential transmission microstrip line comprises a differential transmission stripline, a differential transmission microstrip line, a single-ended stripline and a single-ended microstrip line, wherein the line spacing range is 8-20 mil, the length range is 1000-10000 mil, the initial matching impedance value of a coupling line is set, the initial matching impedance value of the coupling line is set to be 80 omega, and the initial matching impedance value range is 80 omega-120 omega;
(5) inputting a simulation excitation source signal to the IBIS model, changing the types of the coupling lines, changing the lengths and the intervals of the coupling lines under the condition of the same type, and acquiring the lengths and the intervals of the coupling lines corresponding to the output waveform curve of the optimal IBIS model under the condition of the same type of the coupling lines;
the coupling lines are differential transmission strip lines, differential transmission microstrip lines, single-ended strip lines and single-ended microstrip lines, the line spacing range is 8-20 mils, and the length range is 1000-10000 mils;
(6) on the basis of the step (5), changing the initial value of the matching impedance of the coupling line, and acquiring the initial value of the matching impedance of the coupling line corresponding to the output waveform curve of the optimal IBIS model under the condition of obtaining the initial values of the matching impedance of different coupling lines;
(7) obtaining an optimal network topology structure according to the length and the distance of the coupling line determined in the step (5) and the initial value of the matching impedance of the coupling line determined in the step (6);
(8) setting a connection mode of a SpaceWire bus and a communication network by using the optimal network topology structure in the step (7), inputting a simulation excitation source signal, setting N paths of the communication network, setting N-1 paths as infringement network channels, setting 1 path as a signal source-free blank network channel, infringeing the passive blank network channel by using the N-1 paths of infringement network channels, and acquiring 1 signal integrity simulation curve; wherein, the obtained simulation curves are all waveform eye diagrams;
(9) adding dither noise to the simulation excitation source signal without changing the simulation excitation source signal, changing the dither noise value until the noise value reaches the upper limit of the optimal network topology structure, meeting the noise value selection condition, and recording the current noise value;
the initial value of the added jitter noise is 0ps, the stepping range is 5 ps-10 ps, the jitter noise is added until the eye height of the waveform eye pattern of the curve is reduced or the eye distance is reduced, and at the moment, the waveform eye pattern has obvious position offset and influences the use of devices to serve as a noise value selection condition;
the upper limit noise value of the optimal network topological structure is 380 ps;
specifically, the eye height or the eye distance of the waveform eye pattern is reduced to 95% of the original eye height or the original eye distance;
in the step, the noise value is an upper limit noise value obtained by taking 0ps as a jitter noise initial value and continuously stepping a certain noise value until the eye pattern has obvious position offset and influences the use condition of the device;
(10) forming a network topology object structure by using the SpaceWire bus to be tested and the board card for testing, keeping the length and the distance of the coupling lines of the board card for testing consistent with the optimal network topology structure in the step (7), changing the capacitance and the inductance value at the interface of the SpaceWire bus to be tested, obtaining the coupling line matching impedance consistent with the optimal network topology structure, and determining the network topology object structure;
wherein, the capacitance C, the inductance L and the coupling line matching impedance Z at the SpaceWire bus interface0In this regard, the conversion equation is as follows:
wherein the content of the first and second substances,
(11) according to the network topology real object structure determined in the step (10), testing by using a signal generator and a high-speed digital oscilloscope, continuously increasing the SpaceWire bus working speed to be tested, obtaining output waveform curves of the network topology real object structure obtained under the condition of different SpaceWire bus working speeds to be tested, selecting output waveform curves meeting speed selection conditions from all waveform eye diagrams, and recording the SpaceWire bus working speed corresponding to the selected waveform eye diagram as the optimal working speed;
the three connection modes of the SpaceWire bus are independent, node type and embedded type respectively, the initial value of the working rate of the SpaceWire bus is 100MHz, the stepping range is 10 MHz-20 MHz, and the working rate reaches 280MHz of the highest working rate of the SpaceWire bus;
in the step, the working rate is the optimal working rate obtained by taking 100MHz as an initial working rate and continuously stepping a certain working rate until the eye pattern has obvious position deviation and influences the use condition of the device, and the optimal working rate is used as a rate selection condition;
(12) determining an optimal network topology physical structure according to the noise value recorded in the step (9) and the optimal working speed recorded in the step (11), and acquiring a signal integrity waveform of the optimal network topology physical structure;
(13) comparing output waveform curves of the optimal network topology structure and the optimal network topology physical structure, and adjusting the optimal IBIS model and the coupling line attribute in the optimal network topology structure according to the output waveform curve of the optimal network topology physical structure until the adjusted output waveform amplitude floating deviation and the transmission delay deviation of the optimal network topology structure are within a specified range;
and (3) determining the model through an industrial personal computer in the steps (1) to (9), selecting all model parameters, selectable coupling line lengths and intervals, coupling line matching impedance initial values, coupling line types and jitter noise values through the industrial personal computer, determining a network topology physical structure through a SpaceWire bus test board card and a SpaceWire bus to be tested in the step (10), completing the optimal network topology physical structure according to the proper noise value obtained in the step (9) and the optimal working speed obtained in the step (11), finally comparing a simulation optimal curve and a physical optimal curve, and completing test adjustment of signal integrity through adjusting a basic model in the industrial personal computer.
Wherein, the specified ranges of the waveform amplitude floating deviation and the transmission delay deviation are both 10 percent.
The following is further illustrated with reference to specific examples:
through the test of the steps, the optimal parameters of the coupling line spacing, the coupling line length, the coupling line matching impedance and the maximum jitter noise are obtained, and the specific parameters are shown in the following table
TABLE 1
Parameter(s) Coupling line spacing Length of coupling line Coupled line matching impedance Maximum jitter noise
Optimum value 8mil 5000mil 100Ω 380ps
Under the condition that the coupling line spacing, the coupling line length and the coupling line matching impedance are optimal, a waveform diagram for increasing the maximum jitter noise is shown in fig. 2, an output waveform diagram of a physical topological structure is shown in fig. 3, and according to the comparison of two output waveforms, a V-T curve and a V-I curve of a SpaceWire bus, parasitic capacitance, parasitic resistance, parasitic inductance and self-contained parasitic capacitance of a device are corrected in a near step, so that a simulation result is close to an actual measurement result. And acquiring the IBIS model and the network topology structure which are closest to the actual situation, and acquiring the optimal parameters of the PCB design and the acceptable maximum noise condition.
Those skilled in the art will appreciate that the details not described in the present specification are well known.

Claims (10)

1. A signal integrity test method based on a simulation model and a free topological structure is characterized by comprising the following steps:
(1) testing the SpaceWire bus to be tested, acquiring a V-T curve and a V-I curve of the SpaceWire bus to be tested, establishing an IBIS model of the SpaceWire bus to be tested according to the V-T curve and the V-I curve, and optimizing the model;
(2) establishing a board card simulation model according to PCB lamination parameters of the board card for testing, and forming a network topology structure with the IBIS model obtained in the step (2);
(3) setting the type, the length and the line spacing of a coupling line for transmission between the IBIS model and the board card simulation model according to the model task requirement, and setting an initial value of the matching impedance of the coupling line;
(4) inputting a simulation excitation source signal to the IBIS model, changing the types of the coupling lines, changing the lengths and the intervals of the coupling lines under the condition of the same type, and acquiring the lengths and the intervals of the coupling lines corresponding to the output waveform curve of the optimal IBIS model under the condition of the same type of the coupling lines;
(5) on the basis of the step (4), changing the initial value of the matching impedance of the coupling line, and acquiring the initial value of the matching impedance of the coupling line corresponding to the output waveform curve of the optimal IBIS model under the condition of acquiring the initial values of the matching impedance of different coupling lines;
(6) obtaining an optimal network topology structure according to the length and the distance of the coupling line determined in the step (4) and the initial value of the matching impedance of the coupling line determined in the step (6);
(7) setting a connection mode of a SpaceWire bus and a communication network by using the optimal network topology structure in the step (6), inputting a simulation excitation source signal, setting N paths of the communication network, setting N-1 paths as infringement network channels, setting 1 path as a signal source-free blank network channel, infringeing the passive blank network channel by using the N-1 paths of infringement network channels, and acquiring 1 signal integrity simulation curve; wherein, the obtained output waveform curves are all waveform eye diagrams;
(8) adding dither noise to the simulation excitation source signal without changing the simulation excitation source signal, changing the dither noise value until the noise value reaches the upper limit of the optimal network topology structure, meeting the noise value selection condition, and recording the current noise value;
(9) forming a network topology object structure by using the SpaceWire bus to be tested and the board card for testing, keeping the length and the distance of the coupling lines of the board card for testing consistent with the optimal network topology structure in the step (6), changing the capacitance and the inductance value at the interface of the SpaceWire bus to be tested, obtaining the coupling line matching impedance consistent with the optimal network topology structure, and determining the network topology object structure;
(10) according to the network topology real object structure determined in the step (9), testing by using a signal generator and a high-speed digital oscilloscope, continuously increasing the SpaceWire bus working speed to be tested, obtaining output waveform curves of the network topology real object structure obtained under the condition of different SpaceWire bus working speeds to be tested, selecting output waveform curves meeting speed selection conditions from all waveform eye diagrams, and recording the SpaceWire bus working speed corresponding to the selected waveform eye diagram as the optimal working speed;
(11) determining an optimal network topology physical structure according to the noise value recorded in the step (8) and the optimal working speed recorded in the step (10), and acquiring a signal integrity waveform of the optimal network topology physical structure;
(12) and comparing the output waveform curves of the optimal network topological structure and the optimal network topological physical structure, and adjusting the optimal IBIS model and the coupling line attribute in the optimal network topological structure according to the output waveform curve of the optimal network topological physical structure until the adjusted output waveform amplitude value floating deviation and the transmission delay deviation of the optimal network topological structure are within a specified range.
2. The signal integrity testing method based on the simulation model and the free topology structure as claimed in claim 1, wherein:
in the step (1), the IBIS model needs to be optimized after the IBIS model is established, and the specific optimization content is as follows: the parasitic capacitance (C _ pkg), the parasitic resistance (R _ pkg), the parasitic inductance (L _ pkg) and the own parasitic capacitance (C _ comp) of the model port are corrected.
3. The signal integrity testing method based on the simulation model and the free topology structure as claimed in claim 1, wherein:
in the step (3), the initial value range of the matching impedance of the coupling line is 80 Ω -120 Ω.
4. The signal integrity testing method based on the simulation model and the free topology structure as claimed in claim 1, wherein: in the step (4), the types of the coupling lines include a differential transmission strip line, a differential transmission microstrip line, a single-ended strip line and a single-ended microstrip line, the line spacing range is 8-20 mil, and the length range is 1000-10000 mil.
5. The signal integrity testing method based on the simulation model and the free topology structure as claimed in claim 1, wherein: in the step (8), the added jitter noise initial value is 0ps, the stepping range is 5 ps-10 ps, and the upper limit noise value of the optimal network topology is 380 ps.
6. The signal integrity testing method based on the simulation model and the free topology structure as claimed in claim 1, wherein: the noise value selection condition and the rate selection condition are specifically as follows: the eye height of the curved wave eye pattern decreases or the eye distance becomes smaller.
7. The signal integrity testing method based on the simulation model and the free topology structure as claimed in claim 6, wherein: specifically, the eye height or the eye distance of the waveform eye pattern is reduced to 95% of the original eye height or the original eye distance.
8. The signal integrity testing method based on the simulation model and the free topology structure as claimed in claim 1, wherein: in the step (10), the initial value of the SpaceWire bus working rate is 100MHz, and the stepping range is 10 MHz-20 MHz until the highest working rate of the SpaceWire bus is 280 MHz.
9. The signal integrity testing method based on the simulation model and the free topology structure as claimed in claim 1, wherein:
in the step (12), the specified ranges of the waveform amplitude floating deviation and the transmission delay deviation are both 10%.
10. A signal integrity test system based on a simulation model and a free topological structure is characterized in that: including the test of the SpaceWire bus that awaits measuring, SpaceWire bus test integrated circuit board, industrial computer, signal generator, multichannel digital oscilloscope, wherein:
the SpaceWire bus test board card: providing a testing hardware environment for the SpaceWire bus to be tested, and forming a network topology physical structure with the SpaceWire bus to be tested;
an industrial personal computer: obtaining an optimal network topology structure by independently changing the length and the distance of a coupling line, the initial value of the matching impedance of the coupling line and the type of the coupling line by using an IBIS model and a board card simulation model of a SpaceWire bus to be tested, adjusting parameters of a SpaceWire bus test board card according to the parameters of the optimal network topology structure, providing needed jitter noise to the SpaceWire bus test board card and controlling the working rate of the SpaceWire bus in real time;
a signal generator: generating a simulation excitation source signal required in the test process;
a multi-channel digital oscilloscope: and displaying and comparing output waveforms generated after receiving the excitation signal by the optimal network topology real object structure which is obtained after the optimal network topology structure and the parameters are adjusted and contains the SpaceWire bus to be tested and the SpaceWire bus test board card.
CN201910568514.XA 2019-06-27 2019-06-27 Signal integrity testing method and system based on simulation model and free topology structure Active CN110598236B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201910568514.XA CN110598236B (en) 2019-06-27 2019-06-27 Signal integrity testing method and system based on simulation model and free topology structure

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201910568514.XA CN110598236B (en) 2019-06-27 2019-06-27 Signal integrity testing method and system based on simulation model and free topology structure

Publications (2)

Publication Number Publication Date
CN110598236A true CN110598236A (en) 2019-12-20
CN110598236B CN110598236B (en) 2022-10-14

Family

ID=68852859

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201910568514.XA Active CN110598236B (en) 2019-06-27 2019-06-27 Signal integrity testing method and system based on simulation model and free topology structure

Country Status (1)

Country Link
CN (1) CN110598236B (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114264895A (en) * 2021-11-11 2022-04-01 荣耀终端有限公司 Noise immunity testing device, system and testing board
CN115062476A (en) * 2022-06-20 2022-09-16 西北核技术研究所 Method for evaluating degree of deviation of electromagnetic pulse waveform from target waveform

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060229020A1 (en) * 2005-04-12 2006-10-12 Azimuth Systems Inc. Modular wireless test architecture and method
CN106161080A (en) * 2016-02-15 2016-11-23 上海卫星工程研究所 A kind of SpaceFiber/SpaceWire network model describes method
CN107180143A (en) * 2017-06-16 2017-09-19 郑州云海信息技术有限公司 A kind of analysis of encoding transmits topology, method and the PCB trace method of influence on signal
CN109831349A (en) * 2018-12-27 2019-05-31 中国空间技术研究院 A kind of SpaceWire bus free topology error rate test system and method

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060229020A1 (en) * 2005-04-12 2006-10-12 Azimuth Systems Inc. Modular wireless test architecture and method
CN106161080A (en) * 2016-02-15 2016-11-23 上海卫星工程研究所 A kind of SpaceFiber/SpaceWire network model describes method
CN107180143A (en) * 2017-06-16 2017-09-19 郑州云海信息技术有限公司 A kind of analysis of encoding transmits topology, method and the PCB trace method of influence on signal
CN109831349A (en) * 2018-12-27 2019-05-31 中国空间技术研究院 A kind of SpaceWire bus free topology error rate test system and method

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
邓桂平等: "低压电力线载波点对点通信性能测试***设计与研究", 《仪表技术》 *

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114264895A (en) * 2021-11-11 2022-04-01 荣耀终端有限公司 Noise immunity testing device, system and testing board
CN115062476A (en) * 2022-06-20 2022-09-16 西北核技术研究所 Method for evaluating degree of deviation of electromagnetic pulse waveform from target waveform
CN115062476B (en) * 2022-06-20 2024-06-25 西北核技术研究所 Method for evaluating deviation degree of electromagnetic pulse waveform from target waveform

Also Published As

Publication number Publication date
CN110598236B (en) 2022-10-14

Similar Documents

Publication Publication Date Title
CN110598236B (en) Signal integrity testing method and system based on simulation model and free topology structure
CN104184527B (en) Transmission power measuring device and transmission power measuring method
CN109766232B (en) PCIe pressure eye pattern test calibration method
US11105879B1 (en) Time-domain segmented calibration method for a characteristic impedance of a time-domain reflectometer
CN100401306C (en) Modeling apparatus and method for capacitor equivalent model
CN106680690B (en) Clock driving method for single-ended input and differential output applied to ATE (automatic test equipment) test
CN109890046B (en) Method and system for testing power loss of clamp of wireless communication equipment
JP5021981B2 (en) Test data generator, test system and test method
CN115455886B (en) PCB design method, PCB, electronic device, storage medium and terminal
CN106067844A (en) The compensation device of a kind of noise source excess noise ratio flatness and method
CN112636853B (en) Method for analyzing high-speed channel through differential signal modal conversion
CN106656364B (en) Optimization calibration algorithm in electronic product production
CN206472138U (en) Line-spacing analogue means and network test system
CN111541427B (en) Power calibration method, early warning device and system
Bathini et al. Signal Integrity Challenges and Solutions for USB4 and TBT3 Protocols
CN100421436C (en) Crosstalk equalization for input-output driver circuits
Tao et al. Signal integrity design and optimization of a high speed single ended multi load circuit
CN106339539B (en) Method for solving capacitance between double-conductor transmission line and seawater in seawater environment
CN110618374B (en) Radio frequency chip Loadpull test method and system
CN111521925B (en) System level test system and method for 4M 1553 bus transceiver
CN205232237U (en) Antenna calbiration system
TWI585422B (en) Method for extracting characteristic impedance of transmission line
CN113722886A (en) Signal simulation system
CN116629367B (en) Characterization method and device of quantum signal processing device and quantum computer
CN117269738B (en) Calibration method, device, equipment and medium for alternating current signals

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant