CN110297219A - A kind of FPGA coherent pulse signalf test method based on Ethernet data transmission - Google Patents
A kind of FPGA coherent pulse signalf test method based on Ethernet data transmission Download PDFInfo
- Publication number
- CN110297219A CN110297219A CN201910623841.0A CN201910623841A CN110297219A CN 110297219 A CN110297219 A CN 110297219A CN 201910623841 A CN201910623841 A CN 201910623841A CN 110297219 A CN110297219 A CN 110297219A
- Authority
- CN
- China
- Prior art keywords
- echo
- matrix
- pulse
- processing module
- signal processing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01S—RADIO DIRECTION-FINDING; RADIO NAVIGATION; DETERMINING DISTANCE OR VELOCITY BY USE OF RADIO WAVES; LOCATING OR PRESENCE-DETECTING BY USE OF THE REFLECTION OR RERADIATION OF RADIO WAVES; ANALOGOUS ARRANGEMENTS USING OTHER WAVES
- G01S7/00—Details of systems according to groups G01S13/00, G01S15/00, G01S17/00
- G01S7/02—Details of systems according to groups G01S13/00, G01S15/00, G01S17/00 of systems according to group G01S13/00
- G01S7/40—Means for monitoring or calibrating
- G01S7/4052—Means for monitoring or calibrating by simulation of echoes
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Radar, Positioning & Navigation (AREA)
- Remote Sensing (AREA)
- Radar Systems Or Details Thereof (AREA)
Abstract
The present invention discloses a kind of FPGA coherent pulse signalf test method based on Ethernet data transmission, solves coherent pulse signalf assessment inaccuracy, the low problem of debugging efficiency.This method passes through FPGA signal processing module first and obtains digital original echo matrix, and pulse pressure is carried out to original echo matrix and handles to obtain echo pulse pressure matrix, matrix is intercepted, clip pulse width, only leave significant wave door, obtain effective echo pulse pressure matrix, then by Ethernet card by echo pulse pressure Transfer-matrix to debugging computer, debugging computer carries out correlative accumulation processing to echo pulse pressure matrix, finally the peak point for extracting obtained echo accumulation matrix and amplitude threshold are compared, complete coherent pulse signalf assessment.It is poor according to single PRT range stability progress coherent pulse signalf accuracy of judgement degree that this method effectively solves the problems, such as conventional method, and debugging efficiency is high, is suitble to engineer application.
Description
Technical field
The present invention relates to FPGA module coherent pulse signalf the field of test technology, it is especially a kind of based on Ethernet data transmission
FPGA coherent pulse signalf test method.
Background technique
Coherent pulse signalf is particularly significant for coherent radar, will directly affect the pass such as power, DOPPLER RESOLUTION of radar
Key index.Coherent pulse signalf difference will lead to the decline of signal echo peak energy, or even cause echo splitting, generate false target, seriously
Influence radar performance.Therefore, can FPGA module correctly assess the coherent performance for receiving echo in signal processor, after guaranteeing
The correct implementation of continuous signal processing is of great significance in the application of the radar.
The coherent pulse signalf method that traditional FPGA module assessment receives echo is: debugging computer and FPGA module being passed through imitative
True device connection, opens debugging enironment software, acquires single PRT echo, after pulse pressure, records peak point amplitude size；It repeats
The above process receives echo coherent pulse signalf until obtaining all peak point amplitude situations of a frame echo with judgement.This method is being realized
Deficiency in the process is mainly: coherent pulse signalf is very sensitive for the variation of phase, but when phase change is smaller, amplitude variation
It is not obvious, judge by PRT from amplitude size, hardly result in the coherent characteristic of accurate whole frame echo；And connection is imitative
True device is acquired single echo, takes a long time, debugging efficiency is very low.
Summary of the invention
It is an object of that present invention to provide a kind of FPGA coherent pulse signalf test methods based on Ethernet data transmission, solve coherent
Property assessment inaccuracy, the low problem of debugging efficiency.
In this regard, the present invention proposes that a kind of FPGA coherent pulse signalf test method based on Ethernet data transmission, the first step are built
Coherent pulse signalf assessment system, coherent pulse signalf assessment system include: receiving channel, FPGA signal processing module, Ethernet card and debugging meter
Calculation machine；Receiving channel output end is connect with FPGA signal processing module input terminal conducting wire；FPGA signal processing module output end with
The connection of Ethernet card input terminal cable；Ethernet card output end is connect with debugging computer input terminal cable；Second step, FPGA letter
Number processing module echo sequence is sampled；Third step, FPGA signal processing module carry out pulse pressure processing to original echo sequence；
4th step, Ethernet card transmit echo pulse pressure matrix；5th step, debugging computer carry out coherent to echo pulse pressure matrix
Accumulation processing；6th step judges FPGA signal processing module coherent pulse signalf.
Wherein, it includes: signal echo through coherent radar that second step, FPGA signal processing module echo sequence, which carry out sampling,
Receiving channel receives, and is sampled by FPGA signal processing module to it, converts digital original echo matrix for analogue echo,
Digital original echo matrix is denoted as z (i, j), and wherein j is the sampling number of each echo impulse, and j=1,2 ... N, N are single return
Total sampling number of wave impulse, i=1,2 ... M, M are that single frames echo accumulates pulse sum.
Wherein, it includes: at FPGA signal that third step, FPGA signal processing module, which carry out pulse pressure processing to original echo sequence,
Reason module carries out pulse pressure to original echo matrix Echo (i, j) and handles to obtain echo pulse pressure matrix Echo_Acc (i, j)；
Echo_Acc (i, j)=IFFT [conj (FFT [Echo (i, j)]) * FFT [exp { j π kt2}]] (1)
Wherein k is echo-signal chirp rate, and t is the pulse duration.
Wherein, it includes: FPGA signal processing module to echo that the 4th step, Ethernet card, which carry out transmission to echo pulse pressure matrix,
Pulse pressure matrix is intercepted, and pulse width is clipped, and only leaves significant wave door, obtain effective echo pulse pressure matrix Echo_AccS (i,
j)；The matrix package is sent to debugging computer at data packet format, and by high speed cable by Ethernet card.
Wherein, it includes: that debugging computer will that the 5th step, debugging computer, which carry out correlative accumulation processing to echo pulse pressure matrix,
Obtained data packet carries out unpacking processing, retrieves effective echo pulse pressure matrix Echo_AccS (i, j), carries out to the matrix
Correlative accumulation obtains echo accumulation matrix Echo_AccA (i, j)；
Echo_AccA (i, j)=FFT [Echo_AccS (i, j)]
(2)。
Wherein, the 6th step, judge FPGA signal processing module coherent pulse signalf include: choose echo accumulation matrix Echo_AccA
(i, j) peak point amplitude is Speak, with amplitude threshold SthIt is compared, if Speak≥Sth, then FPGA signal processing module coherent
Property is met the requirements；Otherwise, after adjustment FPGA signal processing module processing timing, step 2 is repeated to step 6.At FPGA signal
Reason module coherent pulse signalf test process terminates, the high echo of output coherent pulse signalf.
Present invention is mainly applied to pulses to compress coherent radar system, can effectively solve conventional method according to single PRT amplitude
Stability carries out the problem of coherent pulse signalf accuracy of judgement degree difference, and debugging efficiency is high, is suitble to engineer application.
Specific embodiment
A specific embodiment of the invention is explained in detail below.
A kind of specific steps of FPGA coherent pulse signalf test method based on Ethernet data transmission disclosed by the invention are as follows:
The first step builds coherent pulse signalf assessment system
Coherent pulse signalf assessment system, comprising: receiving channel, FPGA signal processing module, Ethernet card and debugging computer；
Receiving channel output end is connect with FPGA signal processing module input terminal conducting wire；FPGA signal processing module output end
It is connect with Ethernet card input terminal cable；Ethernet card output end is connect with debugging computer input terminal cable；
Second step, FPGA signal processing module echo sequence are sampled
Signal echo is received through the receiving channel of coherent radar, is sampled by FPGA signal processing module to it, by mould
Quasi- echo is converted into digital original echo matrix, is denoted as z (i, j), wherein sampling number of the j for each echo impulse, j=1,
2 ... N, N are total sampling number of single echo impulse, and i=1,2 ... M, M are that single frames echo accumulates pulse sum；
Third step, FPGA signal processing module carry out pulse pressure processing to original echo sequence
FPGA signal processing module carries out pulse pressure to original echo matrix Echo (i, j) and handles to obtain echo pulse pressure matrix
Echo_Acc(i,j)；
Echo_Acc (i, j)=IFFT [conj (FFT [Echo (i, j)]) * FFT [exp { j π kt2}]] (1)
Wherein k is echo-signal chirp rate, and t is the pulse duration；
4th step, Ethernet card transmit echo pulse pressure matrix
FPGA signal processing module intercepts echo pulse pressure matrix, clips pulse width, only leaves significant wave door, obtains
To effective echo pulse pressure matrix Echo_AccS (i, j)；Ethernet card by the matrix package at data packet format, and pass through high speed
Cable is sent to debugging computer.
5th step, debugging computer carry out correlative accumulation processing to echo pulse pressure matrix
Obtained data packet is carried out unpacking processing by debugging computer, retrieves effective echo pulse pressure matrix Echo_
AccS (i, j) carries out correlative accumulation to the matrix, obtains echo accumulation matrix Echo_AccA (i, j).
Echo_AccA (i, j)=FFT [Echo_AccS (i, j)] (2)
6th step judges FPGA signal processing module coherent pulse signalf
Choosing echo accumulation matrix Echo_AccA (i, j) peak point amplitude is Speak, with amplitude threshold SthIt is compared,
If Speak≥Sth, then FPGA signal processing module coherent pulse signalf is met the requirements；Otherwise, adjustment FPGA signal processing module handles timing
Afterwards, step 2 is repeated to step 6.
FPGA signal processing module coherent pulse signalf test process terminates, the high echo of output coherent pulse signalf.
Present invention is mainly applied to pulses to compress coherent radar system, can effectively solve conventional method according to single PRT amplitude
Stability carries out the problem of coherent pulse signalf accuracy of judgement degree difference, and debugging efficiency is high, is suitble to engineer application.
Claims (6)
1. a kind of FPGA coherent pulse signalf test method based on Ethernet data transmission, which is characterized in that
The first step builds coherent pulse signalf assessment system, the coherent pulse signalf assessment system include: receiving channel, FPGA signal processing module,
Ethernet card and debugging computer；Receiving channel output end is connect with FPGA signal processing module input terminal conducting wire；FPGA signal
Processing module output end is connect with Ethernet card input terminal cable；Ethernet card output end and debugging computer input terminal cable connect
It connects；
Second step, FPGA signal processing module echo sequence are sampled；
Third step, FPGA signal processing module carry out pulse pressure processing to original echo sequence；
4th step, Ethernet card transmit echo pulse pressure matrix；
5th step, debugging computer carry out correlative accumulation processing to echo pulse pressure matrix；
6th step judges FPGA signal processing module coherent pulse signalf.
2. with according to method described in claim 1, which is characterized in that
Second step, FPGA signal processing module echo sequence carry out sampling
Signal echo is received through the receiving channel of coherent radar, is sampled, will be simulated back to it by FPGA signal processing module
Wave is converted into digital original echo matrix, and digital original echo matrix is denoted as z (i, j), and wherein j is the sampling of each echo impulse
Points, j=1,2 ... N, N are total sampling number of single echo impulse, and i=1,2 ... M, M are that the accumulation pulse of single frames echo is total
Number.
3. with according to method as claimed in claim 2, which is characterized in that
Third step, FPGA signal processing module carry out pulse pressure processing to original echo sequence and include:
FPGA signal processing module carries out pulse pressure to original echo matrix Echo (i, j) and handles to obtain echo pulse pressure matrix Echo_
Acc(i,j)；
Echo_Acc (i, j)=IFFT [conj (FFT [Echo (i, j)]) * FFT [exp { j π kt2}]] (1)
Wherein k is echo-signal chirp rate, and t is the pulse duration.
4. with according to method as claimed in claim 3, which is characterized in that
4th step, Ethernet card carry out transmission to echo pulse pressure matrix and include:
FPGA signal processing module intercepts echo pulse pressure matrix, clips pulse width, only leaves significant wave door, is had
It imitates echo pulse pressure matrix Echo_AccS (i, j)；Ethernet card by the matrix package at data packet format, and pass through high speed cable
It is sent to debugging computer.
5. with according to method as claimed in claim 4, which is characterized in that
5th step, debugging computer carry out correlative accumulation processing to echo pulse pressure matrix and include:
Obtained data packet is carried out unpacking processing by debugging computer, retrieve effective echo pulse pressure matrix Echo_AccS (i,
J), correlative accumulation is carried out to the matrix, obtains echo accumulation matrix Echo_AccA (i, j)；
Echo_AccA (i, j)=FFT [Echo_AccS (i, j)] (2).
6. with according to the method described in claim 5, which is characterized in that
6th step judges that FPGA signal processing module coherent pulse signalf includes:
Choosing echo accumulation matrix Echo_AccA (i, j) peak point amplitude is Speak, with amplitude threshold SthIt is compared, if Speak
≥Sth, then FPGA signal processing module coherent pulse signalf is met the requirements；Otherwise, after adjustment FPGA signal processing module processing timing, weight
Step 2 is answered to step 6.
FPGA signal processing module coherent pulse signalf test process terminates, the high echo of output coherent pulse signalf.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910623841.0A CN110297219B (en) | 2019-07-11 | 2019-07-11 | FPGA (field programmable Gate array) coherence test method based on Ethernet data transmission |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910623841.0A CN110297219B (en) | 2019-07-11 | 2019-07-11 | FPGA (field programmable Gate array) coherence test method based on Ethernet data transmission |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN110297219A true CN110297219A (en) | 2019-10-01 |
| CN110297219B CN110297219B (en) | 2021-09-14 |
Family
ID=68030923
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201910623841.0A Active CN110297219B (en) | 2019-07-11 | 2019-07-11 | FPGA (field programmable Gate array) coherence test method based on Ethernet data transmission |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN110297219B (en) |
Citations (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6088295A (en) * | 1998-12-29 | 2000-07-11 | The United States Of America As Represented By The Secretary Of The Navy | Feature imaging and adaptive focusing for synthetic aperture processor |
| US6788746B1 (en) * | 2000-06-26 | 2004-09-07 | Rosemount Aerospace Inc. | System and method of determining the frequency of a coherent burst signal |
| CN102288941A (en) * | 2011-05-19 | 2011-12-21 | 北京航空航天大学 | Intermediate frequency linear frequency modulation-pulse Doppler (LFM-PD) radar signal real-time processing system based on field programmable gate array (FPGA) and digital signal processor (DSP) and processing method |
| CN102998656A (en) * | 2012-10-11 | 2013-03-27 | 北京理工大学 | Frequency step based broadband distribution type radar time synchronizing method |
| CN204086527U (en) * | 2014-09-24 | 2015-01-07 | 南京长峰航天电子科技有限公司 | A kind of CFAR of changeable parameters detects measurement mechanism |
| CN205899013U (en) * | 2016-06-28 | 2017-01-18 | 武汉浩谱海洋探测***有限公司 | X wave band radar installations based on all solid state coherent technical development |
| CN107016326A (en) * | 2015-09-22 | 2017-08-04 | 赛峰身份与安全公司 | From the method for the sample extraction morphological feature of biomaterial |
| CN108549067A (en) * | 2018-07-27 | 2018-09-18 | 电子科技大学 | A kind of phase-coherent accumulation detection method being applied to three rank maneuvering targets |
| CN108957443A (en) * | 2018-07-16 | 2018-12-07 | 北京航空航天大学 | A kind of estimation method based on double the unmanned plane rotor length for sending out double receipts coherent radars and revolving speed |
| CN109375206A (en) * | 2018-09-19 | 2019-02-22 | 北京遥感设备研究所 | A kind of moving target speed-measuring method based on speed search |
| CN109492189A (en) * | 2017-09-12 | 2019-03-19 | 北京遥感设备研究所 | A kind of Mean square value method calculates the CFAR detection method of noise mean value |
| CN109581313A (en) * | 2018-11-26 | 2019-04-05 | 西安电子科技大学 | A kind of object detection method of arteries and veins group frequency agile radar |
-
2019
- 2019-07-11 CN CN201910623841.0A patent/CN110297219B/en active Active
Patent Citations (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6088295A (en) * | 1998-12-29 | 2000-07-11 | The United States Of America As Represented By The Secretary Of The Navy | Feature imaging and adaptive focusing for synthetic aperture processor |
| US6788746B1 (en) * | 2000-06-26 | 2004-09-07 | Rosemount Aerospace Inc. | System and method of determining the frequency of a coherent burst signal |
| CN102288941A (en) * | 2011-05-19 | 2011-12-21 | 北京航空航天大学 | Intermediate frequency linear frequency modulation-pulse Doppler (LFM-PD) radar signal real-time processing system based on field programmable gate array (FPGA) and digital signal processor (DSP) and processing method |
| CN102998656A (en) * | 2012-10-11 | 2013-03-27 | 北京理工大学 | Frequency step based broadband distribution type radar time synchronizing method |
| CN204086527U (en) * | 2014-09-24 | 2015-01-07 | 南京长峰航天电子科技有限公司 | A kind of CFAR of changeable parameters detects measurement mechanism |
| CN107016326A (en) * | 2015-09-22 | 2017-08-04 | 赛峰身份与安全公司 | From the method for the sample extraction morphological feature of biomaterial |
| CN205899013U (en) * | 2016-06-28 | 2017-01-18 | 武汉浩谱海洋探测***有限公司 | X wave band radar installations based on all solid state coherent technical development |
| CN109492189A (en) * | 2017-09-12 | 2019-03-19 | 北京遥感设备研究所 | A kind of Mean square value method calculates the CFAR detection method of noise mean value |
| CN108957443A (en) * | 2018-07-16 | 2018-12-07 | 北京航空航天大学 | A kind of estimation method based on double the unmanned plane rotor length for sending out double receipts coherent radars and revolving speed |
| CN108549067A (en) * | 2018-07-27 | 2018-09-18 | 电子科技大学 | A kind of phase-coherent accumulation detection method being applied to three rank maneuvering targets |
| CN109375206A (en) * | 2018-09-19 | 2019-02-22 | 北京遥感设备研究所 | A kind of moving target speed-measuring method based on speed search |
| CN109581313A (en) * | 2018-11-26 | 2019-04-05 | 西安电子科技大学 | A kind of object detection method of arteries and veins group frequency agile radar |
Non-Patent Citations (1)
| Title |
|---|
| 郭丽芳等: ""W波段收发前端设计研究"", 《成都大学学报》 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN110297219B (en) | 2021-09-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102323575B (en) | Range migration correction method for pulse Doppler (PD) radar in feeble signal detection process | |
| US5309161A (en) | Radar with doppler tolerant range sidelobe suppression and time domain signal processing | |
| CN204086526U (en) | A kind of radar echo simulator | |
| CN110308427B (en) | LFM pulse radar frequency domain pulse compression processing method based on FPGA | |
| KR101294681B1 (en) | Apparatus and method for processing weather signal | |
| CN108169727A (en) | A kind of moving-target RCS measurement method based on FPGA | |
| CN104160296A (en) | A method of target detection | |
| CN110376559B (en) | Single-channel radar main lobe multi-source interference separation method, device and equipment | |
| CN108226934A (en) | A kind of Underwater Moving Target detection method based on compressed sensing | |
| CN109375206B (en) | Moving target speed measurement method based on speed search | |
| CN110161472A (en) | A kind of broadband vehicle-mounted millimeter wave radar solution velocity ambiguity method based on signal multiplexing | |
| CN106680791A (en) | Radar echo simulating method based on broadband sweep frequency data | |
| CN110554362A (en) | System and method for synthesizing LFM signal phase spectrum with large time-bandwidth product of radar equipment | |
| CN109490852B (en) | Method for determining polarity of frequency modulation slope of linear frequency modulation pulse signal | |
| WO2013078586A1 (en) | Standing wave detection method and device | |
| CN110297219A (en) | A kind of FPGA coherent pulse signalf test method based on Ethernet data transmission | |
| CN109164427A (en) | A kind of detection method of noise of radar receiver power | |
| CN101576618A (en) | Acoustic positioning measurement method based on wavelet transformation and measurement system thereof | |
| CN111198355B (en) | PCR echo signal processing system and method based on FPGA | |
| CN110412529B (en) | System and method based on broadband signal echo velocity modulation | |
| CN107688167B (en) | Multi-time-width linear frequency modulation pulse compression signal amplitude envelope curve generation method | |
| CN110285332B (en) | Natural gas pipeline safety monitoring method based on acoustic pulse compression | |
| CN107656268A (en) | A kind of multi-target positioning system based on leakage coaxial cable sensor | |
| CN110441749A (en) | A kind of Millimeter Wave Stepped-Frequency High Resolution Radar Target moving parameter estimation method | |
| CN108152795A (en) | A kind of wide-band Chirp pulse signal original frequency method of estimation |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |