CN110058112B - Fault diagnosis method of three-level cascade inverter - Google Patents
Fault diagnosis method of three-level cascade inverter Download PDFInfo
- Publication number
- CN110058112B CN110058112B CN201910342230.9A CN201910342230A CN110058112B CN 110058112 B CN110058112 B CN 110058112B CN 201910342230 A CN201910342230 A CN 201910342230A CN 110058112 B CN110058112 B CN 110058112B
- Authority
- CN
- China
- Prior art keywords
- bridge arm
- phase bridge
- fault
- state
- voltage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000003745 diagnosis Methods 0.000 title claims abstract description 78
- 238000000034 method Methods 0.000 title claims abstract description 37
- 238000005070 sampling Methods 0.000 claims abstract description 10
- 238000001514 detection method Methods 0.000 claims description 6
- 230000005540 biological transmission Effects 0.000 claims description 3
- 238000006243 chemical reaction Methods 0.000 claims description 2
- 230000010363 phase shift Effects 0.000 claims description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000000605 extraction Methods 0.000 description 2
- 238000013178 mathematical model Methods 0.000 description 2
- 238000013528 artificial neural network Methods 0.000 description 1
- 238000004364 calculation method Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000012423 maintenance Methods 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
- 239000002245 particle Substances 0.000 description 1
- 238000000513 principal component analysis Methods 0.000 description 1
- 238000010183 spectrum analysis Methods 0.000 description 1
- 238000012706 support-vector machine Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/50—Testing of electric apparatus, lines, cables or components for short-circuits, continuity, leakage current or incorrect line connections
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Inverter Devices (AREA)
Abstract
The invention provides a fault diagnosis method of a three-level cascade inverter, and belongs to the technical field of fault diagnosis of power electronic devices. According to the method, clamp voltages in all fault states are analyzed sequentially according to a switching sequence, and a fault database corresponding to faults is established. And generating an enabling signal by using a driving signal generated by the main controller to lock the clamping voltages under the four switching modes respectively. And sequentially comparing the locked clamping voltage combination with each clamping voltage combination in the fault database, and finally outputting a fault diagnosis result. According to the method, diagnosis of multiple fault modes with bridge arms as units can be realized only by sampling the clamping voltage.
Description
Technical Field
The invention relates to the technical field of fault diagnosis of power electronic devices.
Background
The diode-clamped three-level cascade converter has the advantages of high output voltage level, high equivalent switching frequency, low harmonic content and the like, and is widely applied to medium-high voltage occasions. However, the power switch device operates in a high-voltage, large-current and high-temperature state for a long time, and the overload capacity of the power switch device is limited, so that the fault rate of the power switch device is high. The damage of any power switch device can lead to the system not operating normally, and even the shutdown maintenance causes more serious accidents and economic loss. Therefore, more and more attention is paid to accurately and rapidly positioning and timely processing the fault.
The failures of the power switching devices are mainly caused by errors of the driving signals, and the most frequently occurring failures are short-circuit failures and open-circuit failures of the power switching devices. Because the short-circuit fault exists for a very short time (usually within 10 us) and is difficult to diagnose, the short-circuit fault is generally processed by a hardware circuit or converted into an open-circuit fault by adding a fast fuse, and the open-circuit fault is processed by a diagnosis method of the open-circuit fault.
At present, the following methods are mainly used for diagnosing the open-circuit fault of the converter:
1. a method based on feature extraction. And acquiring and processing the signals of key points in the converter by adopting a spectral analysis and wavelet transform method. And extracting and analyzing main components of the fault by methods such as principal component analysis and the like, and diagnosing the fault by adopting an intelligent classifier.
2. A knowledge-based method. The basic theoretical idea is to realize the fault diagnosis of the converter by simulating the human thinking mode. Firstly, the fault type of the converter and the fault characteristics of the converter are required to be obtained in advance, and then the fault characteristics are uniformly established into a database by using methods such as a neural network, a support vector machine, an expert system, a particle swarm algorithm and the like to realize the diagnosis of the fault.
3. Analytical model based methods. And establishing a mathematical model of the power converter, comparing the estimated system output with the measurement information to obtain a residual error, and analyzing the residual error to realize fault diagnosis of the converter. The current commonly used analytical model fault diagnosis methods mainly comprise a state estimation method and a parameter estimation method.
The fault diagnosis method based on feature extraction has the problem of high signal processing complexity, the fault diagnosis method based on knowledge has the problem of large diagnosis calculation amount, and the fault diagnosis method based on the analytic model has the problem of high requirement depending on the mathematical model. In view of the above-mentioned shortcomings of the prior art, which lead to potential threats in the system, it is necessary to investigate the existing problems.
Disclosure of Invention
The invention aims to provide a fault diagnosis method of a three-level cascade inverter, which can effectively solve the technical problem of fault diagnosis of the three-level cascade inverter.
The purpose of the invention is realized by the following technical scheme: a fault diagnosis method for a three-level cascade inverter is used for diagnosing open-circuit faults of a single-power switching element and a double-power switching element of the three-level cascade inverter by taking a bridge arm as a unit, and comprises the following specific diagnosis steps:
step one, in a three-level cascade inverter, setting carrier frequencies and modulation waves of an A-phase bridge arm and a B-phase bridge arm to be the same, and setting the phase difference between the carrier waves and the modulation waves of the A-phase bridge arm and the B-phase bridge arm to be 180 degrees; the power switching devices of the A-phase bridge arm are Sa1, Sa2, Sa3 and Sa4, and the power switching devices of the B-phase bridge arm are Sb1, Sb2, Sb3 and Sb 4; the power switching devices can be divided into the following four modes according to the switching function of the bridge arm: i.e., P state, + O state, -O state, N state; when Sa1 and Sa2 are turned on and Sa3 and Sa4 are turned off, the state is marked as P; when Sa2 and Sa3 are switched on, Sa1 and Sa4 are switched off, and the bridge arm voltage is greater than zero, the state is recorded as + O state; when Sa2 and Sa3 are switched on, Sa1 and Sa4 are switched off, and the bridge arm voltage is less than zero, the state is marked as-O state; when Sa3, Sa4 are turned on and Sa1, Sa2 are turned off, the state is marked as N; defining the fault type of a bridge arm power switch device as follows: the method comprises the following steps of 1, a Sa1 open fault, a Sa2 open fault, a Sa3 open fault, a Sa4 open fault, a Sa1 and a Sa2 simultaneous open fault, a Sa1 and a Sa3 simultaneous open fault, a Sa1 and a Sa4 simultaneous open fault, a Sa2 and a Sa3 simultaneous open fault, a Sa2 and a Sa4 simultaneous open fault, a Sa3 and a Sa4 simultaneous open fault, and the power switching device faults of bridge arms are classified into ten fault types according to single power switching device faults and double power switching device faults; when the power switch devices of the A-phase bridge arm and the B-phase bridge arm are in the same operation state, the clamping voltages of the A-phase bridge arm and the B-phase bridge arm are in the following corresponding relation: the P state of the A-phase bridge arm is the same as the N state of the B-phase bridge arm, the + O state of the A-phase bridge arm is the same as the-O state of the B-phase bridge arm, the-O state of the A-phase bridge arm is the same as the + O state of the B-phase bridge arm, and the N state of the A-phase bridge arm is the same as the P state of the B-phase bridge arm; only carrier phase shift pi/N is carried out between the cascade modules, and N is the number of the cascade modules, so that the clamping voltages of the A-phase bridge arm are the same, and the clamping voltages of the B-phase bridge arm are the same under the condition that the cascade modules are in corresponding switch states;
secondly, analyzing the clamping voltage of each fault type by utilizing a kirchhoff voltage law according to four modes of the power switch device in a mode that the switching modes correspond to the clamping voltages under ten fault types one by one, and establishing a fault database according to the clamping voltage combinations corresponding to the four switching modes; because the voltage at the current zero crossing is distorted, a dead zone is arranged on the detection system at the current zero crossing, a sampling channel is closed to clamp voltage in the dead zone, and sampling at the moment before the clamp voltage enters the dead zone is kept, so that the reliability of a detection result is ensured; according to the characteristic that the transmission delay of the driving signal is inconsistent with the sampling delay of the clamping voltage, a delay unit is added into a clamping voltage locking module of the main controller so as to ensure that the logic combination of the clamping voltage and the driving signal can be in one-to-one correspondence;
step three, detecting the clamping voltage of each bridge arm in real time by using a voltage sensor, converting the voltage quantity into a digital quantity through an A/D conversion chip and feeding the digital quantity back to the main controller; generating enabling signals by using a driving signal generated by the main controller to lock the clamping voltages under the four switching modes respectively; and sequentially comparing the locked clamping voltage combination with the corresponding clamping voltage combination in the fault database, and finally outputting a fault diagnosis result.
Compared with the prior art, the invention has the following remarkable gain effects:
1. according to the method, fault diagnosis can be realized only by sampling and locking the clamping voltage, the calculated amount of data is small, and all fault mode diagnosis parallel operation can be realized for a control system taking an FPGA (field programmable gate array) as a main controller, so that the operation efficiency of the controller is improved;
2. the method has short fault diagnosis time, can output the fault diagnosis result only by about 10ms, and has high reliability of the diagnosis result.
Drawings
Fig. 1 is a three-level cascaded inverter topology to which the present invention is applied.
Fig. 2 is a block diagram of a switching sequence based fault diagnosis to which the present invention is applied.
FIG. 3(a, b, … …, k) is a simulated waveform of the clamp voltage of the leg, where FIG. 3(a) is the clamp voltage of the leg a under normal conditions; fig. 3(b) shows the clamped voltage of the arm a when Sa1 fails; fig. 3(c) shows the clamped voltage of the arm a when Sa2 fails; fig. 3(d) shows the clamped voltage of the arm a when Sa3 fails; fig. 3(e) shows the clamping voltage of the arm a when Sa4 fails; fig. 3(f) shows the clamped voltages of the arm a when Sa1 and Sa2 have failed; fig. 3(g) shows the clamped voltages of the arm a when Sa1 and Sa3 have failed; fig. 3(h) shows the clamped voltages of the arm a when Sa1 and Sa4 have failed; fig. 3(i) shows the clamped voltages of the arm a when Sa2 and Sa3 have failed; fig. 3(j) shows the clamped voltages of the arm a when Sa2 and Sa4 have failed; fig. 3(k) shows the clamped voltages of the a-arm when Sa3 and Sa4 fail.
Fig. 4(a, b, … …, j) are fault diagnosis waveforms, where fig. 4(a) shows the fault diagnosis result when Sa1 fails; fig. 4(b) shows the result of failure diagnosis when Sa2 fails; fig. 4(c) shows the result of failure diagnosis when Sa3 fails; fig. 4(d) shows the result of failure diagnosis when Sa4 fails; fig. 4(e) shows the results of fault diagnosis when Sa1 and Sa2 have failed; fig. 4(f) shows the results of fault diagnosis when Sa1 and Sa3 have failed; fig. 4(g) shows the results of fault diagnosis when Sa1 and Sa4 have failed; fig. 4(h) shows the results of fault diagnosis when Sa2 and Sa3 have failed; fig. 4(i) shows the results of fault diagnosis when Sa2 and Sa4 have failed; fig. 4(j) shows the results of failure diagnosis when Sa3 and Sa4 have failed.
Detailed Description
The applied topological structure diagram of the method for diagnosing the fault of the three-level cascade inverter is shown in fig. 1, a port 1a of a unit 1 is connected with a port A of a load, a port 1B of the unit 1 is connected with a port 2a of a unit 2, a port 2B of the unit 2 is connected with a port 3a of a unit 3, … …, a port ia of a unit i is connected with a port (i-1) B of an i-1 unit, a port ib of the unit i is connected with a port (i +1) a of a unit i +1, … …, a port Na of a unit N is connected with a port (N-1) B of a unit N-1, and a port Nb of the unit N is connected with a port B of the load. For any cell i, the clamping voltage of the A-phase bridge arm is daiAnd caiThe voltage between the points, the clamping voltage of the B-phase bridge arm is dbiAnd cbiThe voltage between the points. Fig. 2 is a fault diagnosis flow chart of any bridge arm of the cascade inverter based on a switching sequence.The diagnosis flow chart is mainly composed of a plurality of logic units, an ideal level judgment unit, a time delay unit and a state holding unit. And the diagnosis of the fault is realized through the comprehensive judgment of the level.
The state types of the bridge arm power switching devices are shown in table 1, and the bridge arm switching functions in the cascade inverter units are defined as follows:
wherein S isjAs a switching function of the j-phase arm, ujAnd j is the bridge arm voltage of the j phase bridge arm and is equal to a or b.
The amplitude of the clamped voltage of each fault state of the a-phase bridge arm under the switching sequence is obtained according to the switching function of the bridge arm, as shown in table 1.
TABLE 1 Fault State, clamped Voltage
And generating logic signals by using the driving signals generated by the main controller to respectively lock the clamping voltages under the four switching modes. The locked clamp voltage combinations are compared with each clamp voltage combination in the fault database of table 1 in sequence, and finally a fault diagnosis result is output. Because the voltage at the zero crossing of the current is distorted, a dead zone is arranged at the zero crossing of the current for the detection system, the clamping voltage in the dead zone is not sampled, and the sampling immediately before the dead zone is kept, so that the stability of the detection result is ensured. The inconsistency between the transmission delay time of the driving signal and the sampling delay time of the clamping voltage leads to the fact that the logic combination of the actual clamping voltage and the switch sequence cannot realize one-to-one correspondence, and therefore, a delay module is added to the clamping voltage locking module to ensure that the logic combination of the clamping voltage and the switch sequence can be in one-to-one correspondence.
The diagnosis result is shown in fig. 4(a, b, … …, j), wherein (i) represents the time when the fault occurs, (ii) represents the clamp voltage of the fault bridge arm, and (iii) represents the diagnosis process of the normal state, and the diagnosis signal jumps from 1 to 0 to represent that the bridge arm has the fault. Sa1 represents a Sa1 fault diagnosis process, and the diagnosis signal jumps from 0 to 1 to indicate that the bridge arm fault diagnosis result is a Sa1 open circuit fault; sa2 shows a Sa2 fault diagnosis process, and the diagnosis signal jumps from 0 to 1 to show that the bridge arm fault diagnosis result is a Sa2 open-circuit fault; sa3 represents a Sa3 fault diagnosis process, and the diagnosis signal jumps from 0 to 1 to indicate that the bridge arm fault diagnosis result is a Sa3 open circuit fault; sa4 represents a Sa4 fault diagnosis process, and the diagnosis signal jumps from 0 to 1 to indicate that the bridge arm fault diagnosis result is a Sa4 open circuit fault; sa1 and Sa2 represent the fault diagnosis processes of Sa1 and Sa2, and the jump of the diagnosis signal from 0 to 1 represents that the bridge arm fault diagnosis result is that Sa1 and Sa2 simultaneously open-circuit faults; sa1 and Sa3 represent the fault diagnosis processes of Sa1 and Sa3, and the jump of the diagnosis signal from 0 to 1 represents that the bridge arm fault diagnosis result is that Sa1 and Sa3 simultaneously open-circuit faults; sa1 and Sa4 represent the fault diagnosis processes of Sa1 and Sa4, and the jump of the diagnosis signal from 0 to 1 represents that the bridge arm fault diagnosis result is that Sa1 and Sa4 simultaneously open-circuit faults; sa2 and Sa3 represent the fault diagnosis processes of Sa2 and Sa3, and the jump of the diagnosis signal from 0 to 1 represents that the bridge arm fault diagnosis result is that Sa2 and Sa3 simultaneously open-circuit faults; sa2 and Sa4 represent the fault diagnosis processes of Sa2 and Sa4, and the jump of the diagnosis signal from 0 to 1 represents that the bridge arm fault diagnosis result is that Sa2 and Sa4 simultaneously have open circuit faults; sa3 and Sa4 represent the fault diagnosis processes of Sa3 and Sa4, and the jump of the diagnosis signal from 0 to 1 represents that the bridge arm fault diagnosis results are Sa3 and Sa4 which are open-circuit faults at the same time.
Claims (1)
1. A fault diagnosis method for a three-level cascade inverter diagnoses open-circuit faults of a single power switch device and a double power switch device of the three-level cascade inverter by taking a bridge arm as a unit, and comprises the following specific diagnosis steps:
step one, in a three-level cascade inverter, setting carrier frequencies and modulation waves of an A-phase bridge arm and a B-phase bridge arm to be the same, and setting the phase difference between the carrier waves and the modulation waves of the A-phase bridge arm and the B-phase bridge arm to be 180 degrees; the power switches of the A-phase bridge arm are recorded as Sa1, Sa2, Sa3 and Sa4, and the power switches of the B-phase bridge arm are recorded as Sb1, Sb2, Sb3 and Sb 4; the power switching devices can be divided into the following four modes according to the switching function of the bridge arm: i.e., P state, + O state, -O state, N state; the faults of the power switching devices of the bridge arms are divided into ten fault types by uniformly classifying the faults of the single power switching device and the faults of the double power switching devices; when the power switching devices of the A-phase bridge arm and the B-phase bridge arm are in the same operation state, the clamping voltages of the A-phase bridge arm and the B-phase bridge arm are in the following corresponding relation: the P state of the A-phase bridge arm is the same as the N state of the B-phase bridge arm, the + O state of the A-phase bridge arm is the same as the-O state of the B-phase bridge arm, the-O state of the A-phase bridge arm is the same as the + O state of the B-phase bridge arm, and the N state of the A-phase bridge arm is the same as the P state of the B-phase bridge arm; only the carrier phase shift between the cascade modules is pi/N, and N is the number of the cascade modules, so that the clamping voltages of the A-phase bridge arm and the B-phase bridge arm are the same under the condition that the switch states of the cascade modules correspond to each other;
secondly, analyzing the clamping voltage of each fault type by utilizing a kirchhoff voltage law according to four modes of the power switch device in a mode that the switching modes correspond to the clamping voltages under ten fault types one by one, and establishing a fault database according to the clamping voltage combinations corresponding to the four switching modes; because the voltage at the current zero crossing is distorted, a dead zone is arranged on the detection system at the current zero crossing, a sampling channel is closed to clamp voltage in the dead zone, and sampling at the moment before the clamp voltage enters the dead zone is kept, so that the reliability of a detection result is ensured; according to the characteristic that the transmission delay of the driving signal is inconsistent with the sampling delay of the clamping voltage, a delay unit is added into a clamping voltage locking module of the main controller so as to ensure that the logic combination of the clamping voltage and the driving signal can be in one-to-one correspondence;
step three, detecting the clamping voltage of each bridge arm in real time by using a voltage sensor, converting the voltage quantity into a digital quantity through an A/D conversion chip and feeding the digital quantity back to the main controller; generating enabling signals by using a driving signal generated by the main controller to lock the clamping voltages under the four switching modes respectively; and sequentially comparing the locked clamping voltage combination with the corresponding clamping voltage combination in the fault database, and finally outputting a fault diagnosis result.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910342230.9A CN110058112B (en) | 2019-04-26 | 2019-04-26 | Fault diagnosis method of three-level cascade inverter |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910342230.9A CN110058112B (en) | 2019-04-26 | 2019-04-26 | Fault diagnosis method of three-level cascade inverter |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN110058112A CN110058112A (en) | 2019-07-26 |
| CN110058112B true CN110058112B (en) | 2020-12-18 |
Family
ID=67320978
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201910342230.9A Active CN110058112B (en) | 2019-04-26 | 2019-04-26 | Fault diagnosis method of three-level cascade inverter |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN110058112B (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108872882B (en) * | 2018-08-09 | 2023-09-19 | 西南交通大学 | Fault diagnosis device and method for three-level cascading inverter |
| CN114184893B (en) * | 2021-12-09 | 2024-05-14 | 阳光电源股份有限公司 | Power electronic converter and fault management method and system thereof |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4916598A (en) * | 1989-05-04 | 1990-04-10 | Neturen Company Limited | Apparatus for discerning faulty switching device |
| EP2184846A2 (en) * | 2008-11-07 | 2010-05-12 | Diehl AKO Stiftung & Co. KG | Method for operating an electric motor |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102594160A (en) * | 2012-02-14 | 2012-07-18 | 中南大学 | Diode clamped three-level high-voltage matrix converter and modulation method thereof |
| JP6658369B2 (en) * | 2016-07-13 | 2020-03-04 | オムロン株式会社 | Power converter |
| CN106682303B (en) * | 2016-12-26 | 2019-09-13 | 江南大学 | A kind of three-level inverter method for diagnosing faults based on empirical mode decomposition and decision tree RVM |
| CN108872751A (en) * | 2018-07-05 | 2018-11-23 | 西南交通大学 | A kind of method for diagnosing faults of three level Cascade H-Bridge Inverter neural network based |
| CN108872882B (en) * | 2018-08-09 | 2023-09-19 | 西南交通大学 | Fault diagnosis device and method for three-level cascading inverter |
-
2019
- 2019-04-26 CN CN201910342230.9A patent/CN110058112B/en active Active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4916598A (en) * | 1989-05-04 | 1990-04-10 | Neturen Company Limited | Apparatus for discerning faulty switching device |
| EP2184846A2 (en) * | 2008-11-07 | 2010-05-12 | Diehl AKO Stiftung & Co. KG | Method for operating an electric motor |
Non-Patent Citations (3)
| Title |
|---|
| Fault Diagnosis and System Reconfiguration Strategy of a Single-Phase Three-Level Neutral-Point-Clamped Cascaded Inverter;Pengcheng Han;《IEEE Transactions on Industry Applications 》;20190225;全文 * |
| Fault diagnosis and system reconfiguration strategy of single-phase cascaded inverter;Yi Wang;《2017 IEEE Transportation Electrification Conference and Expo, Asia-Pacific (ITEC Asia-Pacific)》;20171026;全文 * |
| 三电平逆变器的中点电位平衡控制方法研究;杨弘熙;《中国优秀硕士学位论文全文数据库 工程科技Ⅱ辑》;20190115;全文 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN110058112A (en) | 2019-07-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN108872882B (en) | Fault diagnosis device and method for three-level cascading inverter | |
| US11489490B2 (en) | Arc fault detection method for photovoltaic system based on adaptive kernel function and instantaneous frequency estimation | |
| CN103837791A (en) | Three-level inverter multi-mode fault diagnosis circuit and diagnosis method thereof | |
| CN110058112B (en) | Fault diagnosis method of three-level cascade inverter | |
| CN103149528B (en) | System and method for testing transducer PCBA (printed circuit board assembly) | |
| CN208520978U (en) | A kind of trouble-shooter of three level Cascade H-Bridge Inverters | |
| CN112748368A (en) | Three-level inverter IGBT open-circuit fault diagnosis method | |
| Wang et al. | Real-time diagnosis of multiple transistor open-circuit faults in a T-type inverter based on finite-state machine model | |
| CN111562517A (en) | NPC three-level inverter switching tube open-circuit fault diagnosis method | |
| CN106908677B (en) | Parallel IGBT fault of converter diagnostic method | |
| CN114114081A (en) | MMC submodule open-circuit fault diagnosis and positioning method based on improved observer | |
| TWI681611B (en) | Tolerant control system of three-level t-type inverter and tolerant control method thereof | |
| Abid et al. | Artificial neural network approach assessment of short-circuit fault detection in a three phase inverter | |
| CN115097752A (en) | Multichannel acquisition and control system based on FPGA | |
| CN107748313A (en) | Based on or logic identification HBSM MMC internal short circuit faults method | |
| Guerrero et al. | A novel noninvasive failure-detection system for high-power converters based on SCRs | |
| CN112710922B (en) | Open-circuit fault diagnosis method for double-active-bridge DC-DC converter | |
| Soman et al. | Model-based methodology using modified sneak circuit analysis for power electronic converter fault diagnosis | |
| CN110320420B (en) | Modular multilevel converter submodule fault detection and positioning method | |
| An et al. | IGBT open circuit fault diagnosis method for a modular multilevel converter based on PNN-MD | |
| Wang et al. | Fast diagnosis of multiple open-circuit faults in a T-type inverter based on voltages across half-bridge switches | |
| Masri et al. | A Survey of Open Circuit Switch Fault Diagnosis Techniques for Multilevel Inverters Based on Signal Processing Strategies | |
| Li et al. | Fault diagnosis and fault-tolerant control of photovoltaic micro-inverter | |
| CN113466596A (en) | Fault diagnosis method for single-phase three-level cascade inverter | |
| CN114879087A (en) | Method for comprehensively identifying open-circuit fault of VIENNA rectifier |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| CB03 | Change of inventor or designer information | ||
| CB03 | Change of inventor or designer information |
Inventor after: He Xiaoqiong Inventor after: Han Pengcheng Inventor after: Ren Haijun Inventor after: Liu Yujia Inventor after: Shu Zeliang Inventor before: He Xiaoqiong Inventor before: Ren Haijun Inventor before: Liu Yujia Inventor before: Han Pengcheng Inventor before: Shu Zeliang |
|
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| TR01 | Transfer of patent right | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20230625 Address after: Room 044, Floor 1, Building 1, No. 170, Tianhuan Road, Rongdu Avenue, Jinniu District, Chengdu, Sichuan 610000 Patentee after: Chengdu Lixing Enterprise Management Center (L.P.) Patentee after: Chengdu Tuoje Xingtong Technology Co.,Ltd. Address before: 610031 No. two, section 111, ring road, Chengdu, Sichuan, China Patentee before: SOUTHWEST JIAOTONG University |
|
| TR01 | Transfer of patent right | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20230725 Address after: Room 044, Floor 1, Building 1, No. 170, Tianhuan Road, Rongdu Avenue, Jinniu District, Chengdu, Sichuan 610000 Patentee after: Chengdu Lixing Enterprise Management Center (L.P.) Patentee after: Chengdu Tuoje Xingtong Technology Co.,Ltd. Patentee after: He Xiaoqiong Address before: Room 044, Floor 1, Building 1, No. 170, Tianhuan Road, Rongdu Avenue, Jinniu District, Chengdu, Sichuan 610000 Patentee before: Chengdu Lixing Enterprise Management Center (L.P.) Patentee before: Chengdu Tuoje Xingtong Technology Co.,Ltd. |
|
| TR01 | Transfer of patent right | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20231009 Address after: No. 719, 7th Floor, Building 7, No. 666 Jinfenghuang Avenue, Jinniu High tech Industrial Park, Chengdu, Sichuan Province, 610000 Patentee after: Chengdu Tuoje Xingtong Technology Co.,Ltd. Address before: Room 044, Floor 1, Building 1, No. 170, Tianhuan Road, Rongdu Avenue, Jinniu District, Chengdu, Sichuan 610000 Patentee before: Chengdu Lixing Enterprise Management Center (L.P.) Patentee before: Chengdu Tuoje Xingtong Technology Co.,Ltd. Patentee before: He Xiaoqiong |