CN109951066B - Series power supply circuit, method and computing equipment - Google Patents
Series power supply circuit, method and computing equipment Download PDFInfo
- Publication number
- CN109951066B CN109951066B CN201711402301.7A CN201711402301A CN109951066B CN 109951066 B CN109951066 B CN 109951066B CN 201711402301 A CN201711402301 A CN 201711402301A CN 109951066 B CN109951066 B CN 109951066B
- Authority
- CN
- China
- Prior art keywords
- power supply
- unit
- powered
- supply voltage
- supplied
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M3/00—Conversion of dc power input into dc power output
- H02M3/02—Conversion of dc power input into dc power output without intermediate conversion into ac
- H02M3/04—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Direct Current Feeding And Distribution (AREA)
Abstract
The embodiment of the invention discloses a series power supply circuit, a method and computing equipment. The series power supply circuit is used for carrying out series power supply on N units to be supplied with power, each unit to be supplied with power is provided with a first power supply voltage input end, a second power supply voltage input end and a grounding end, second power supply voltage is provided for each unit to be supplied with power through the second power supply voltage input end, the first power supply voltage input end of the Nth-level unit to be supplied with power is connected to the first power supply voltage input end, the first power supply voltage input ends of the rest N-1-level units to be supplied with power are connected to the second power supply voltage input end of the last-level unit to be supplied with power respectively, and therefore first power supply voltage is provided for each unit to be supplied with power through the first power supply voltage input. The embodiment of the invention can obviously improve the power conversion efficiency, reduce the overall power supply current of the circuit and save the material cost of devices.
Description
Technical Field
The present invention relates to power supply technologies for integrated circuit chips, and in particular, to a serial power supply circuit, a serial power supply method, and a computing device.
Background
With continuous and rapid development of cloud computing and server-level large-scale computing and improvement of environmental protection and energy-saving awareness in the world, energy utilization efficiency becomes a very important index in a hardware computing system.
The traditional parallel power supply architecture adopted by the existing large-scale integrated circuit-based computing equipment has the obvious defects of overlarge current, low energy utilization efficiency and the like, and the requirements of chip circuit design and the cost of production design are increased. With the development of semiconductor technology, the working power supply voltage of chips is lower and higher, and the working current is higher and higher, in order to maximize the conversion efficiency of power supply, the prior art starts to adopt the power supply mode of chip series connection on a Printed Circuit Board (PCB), that is, multiple groups of chips adopt the mode of mutual series connection, and a multi-stage series voltage domain is formed between the power supply input end and the grounding end. The series power supply architecture can effectively reduce the whole power supply current of the circuit, improve the power conversion efficiency and reduce the cost of circuit devices of the power conversion part.
However, there are difficulties in using such a series power architecture under a CPU/GPU based computing architecture in a computer, server, graphics card, or other integrated computing array. Under the existing computing architecture, two main voltage sources with different voltages have larger currents, such as VDD and VDDQ, and the existing series power supply architecture cannot simultaneously supply power to the two power supply paths in series regardless of taking VDD or VDDQ as the main power supply path. This is because VDD and VDDQ have a fixed voltage difference, which means that the voltages at the upper or lower stages of a stage must not exactly match the voltage supplied to the chip if the two voltages can match each other at that stage.
Therefore, it is necessary to design a new optimized serial power supply scheme to further reduce the overall power supply current of the integrated circuit, improve the power conversion efficiency, and reduce the cost of the circuit device.
Disclosure of Invention
In order to solve the above problems, the present invention provides a series power supply circuit, a method and a computing device.
According to an aspect of the present invention, there is provided a series power supply circuit including:
the power supply system comprises N units to be powered which are connected in series, wherein each unit to be powered is provided with a first power supply voltage input end, a second power supply voltage input end and a grounding end respectively;
the first power supply voltage input end of the Nth stage unit to be powered is connected to the first power supply end, the first power supply voltage input ends of the rest N-1 stage units to be powered are respectively connected to the second power supply voltage input end of the last stage unit to be powered, so that the first power supply voltage is respectively provided for each unit to be powered through the first power supply voltage input ends, wherein N is an integer larger than 1.
In some embodiments, the first power supply voltage is greater than the second power supply voltage.
In some embodiments, a level shifting unit is connected in series between two adjacent to-be-powered units in the series power supply circuit, and the level shifting unit is used for performing signal level shifting between the two connected to-be-powered units.
In some embodiments, the power supply unit is a DC-DC module.
According to another aspect of the present invention, there is provided a series power supply circuit, comprising:
n first units to be powered and N second units to be powered which are connected in series, wherein each first unit to be powered and each second unit to be powered are respectively provided with a first power supply voltage input end, a second power supply voltage input end and a grounding end, the second power supply voltage input ends of the first unit to be powered and the second unit to be powered of the same stage are connected in parallel, the grounding ends are connected in parallel, the second power supply voltage input ends of the first unit to be powered and the second unit to be powered of the Nth stage are connected with a second power supply end, the grounding ends of the first unit to be powered and the second unit to be powered of the 1 st stage are connected with the ground, the grounding ends of the first unit to be powered and the second unit to be powered of each stage are respectively connected with the second power supply voltage input ends of the first unit to be powered and the second unit to be powered of the next stage, thereby providing a second supply voltage to each of the first unit to be powered and the second unit to be powered via the second supply voltage input terminal, respectively;
first power supply voltage input ends of the Nth-stage first to-be-supplied unit and the second to-be-supplied unit are connected to a first power supply end, and first power supply voltage input ends of the rest N-1-stage first to-be-supplied units and the second to-be-supplied units are respectively connected to second power supply voltage input ends of the previous-stage first to-be-supplied unit and the second to-be-supplied unit, so that first power supply voltage is respectively provided for each first to-be-supplied unit and each second to-be-supplied unit through the first power supply voltage input ends, wherein N is an integer larger than 1.
In some embodiments, the first power supply voltage is greater than the second power supply voltage.
In some embodiments, a level shifting unit is connected in series between two adjacent to-be-powered units in the series power supply circuit, and the level shifting unit is used for performing signal level shifting between the two connected to-be-powered units.
In some embodiments, the power supply unit is a DC-DC module.
According to another aspect of the present invention, there is provided a series power supply circuit, comprising:
the power supply device comprises N first units to be supplied and N second units to be supplied, wherein each first unit to be supplied is provided with a first power supply voltage input end, a second power supply voltage input end and a grounding end, each second unit to be supplied is provided with a first power supply voltage input end and a grounding end, the first unit to be supplied and the grounding end of the second unit to be supplied at the same stage are connected, the second power supply voltage input end of the first unit to be supplied at the Nth stage is connected with a second power supply end, the grounding end of the first unit to be supplied at the 1 st stage is connected with the ground, the grounding end of the first unit to be supplied at each stage is respectively connected with the second power supply voltage input end of the first unit to be supplied at the next stage, and therefore, the second power supply voltage is respectively supplied to each first unit to be supplied through the;
the first power supply voltage input ends of the Nth-stage first to-be-supplied unit and the second to-be-supplied unit are connected to the first power supply end, the first power supply voltage input ends of the rest N-1-stage first to-be-supplied units and the second to-be-supplied units are respectively connected to the second power supply voltage input end of the last-stage first to-be-supplied unit, so that first power supply voltage is respectively provided for each first to-be-supplied unit and each second to-be-supplied unit through the first power supply voltage input ends, wherein N is an integer larger than 1.
In some embodiments, the first power supply voltage is greater than the second power supply voltage.
In some embodiments, a level shifting unit is connected in series between two adjacent to-be-powered units in the series power supply circuit, and the level shifting unit is used for performing signal level shifting between the two connected to-be-powered units.
In some embodiments, the power supply unit is a DC-DC module.
According to another aspect of the present invention, there is provided a series power supply method, the method comprising:
connecting N units to be powered in series, wherein each unit to be powered is provided with a first power supply voltage input end, a second power supply voltage input end and a grounding end respectively, the second power supply voltage input end of the Nth-level unit to be powered is connected with a second power supply end, the grounding end of the 1 st-level unit to be powered is connected with the ground, the grounding end of each level of unit to be powered is connected with the second power supply voltage input end of the next-level unit to be powered, and therefore, the second power supply voltage is provided for each unit to be powered through the second power supply voltage input end;
and connecting the first power supply voltage input end of the Nth-stage unit to be powered to the first power supply end, and respectively connecting the first power supply voltage input ends of the rest N-1-stage units to be powered to the second power supply voltage input end of the last-stage unit to be powered, so as to respectively provide first power supply voltage for each unit to be powered through the first power supply voltage input end, wherein N is an integer greater than 1.
In some embodiments, the first power supply voltage is greater than the second power supply voltage.
In some embodiments, the method further includes connecting a level conversion unit in series between two adjacent to-be-powered units respectively, for performing signal level conversion between the two connected to-be-powered units.
In some embodiments, the power supply unit is a DC-DC module.
According to another aspect of the present invention, there is provided a series power supply method, the method comprising:
respectively connecting N first units to be powered and N second units to be powered in series, wherein each first unit to be powered and each second unit to be powered are respectively provided with a first power supply voltage input end, a second power supply voltage input end and a grounding end, the first power supply voltage input ends of the first unit to be powered and the second unit to be powered of the same stage are connected in parallel, the grounding ends are connected in parallel, the second power supply voltage input ends of the first unit to be powered and the second unit to be powered of the Nth stage are connected with a second power supply end, the grounding ends of the first unit to be powered and the second unit to be powered of the 1 st stage are connected with the ground, the grounding ends of the first unit to be powered and the second unit to be powered of each stage are respectively connected with the second power supply voltage input ends of the first unit to be powered and the second unit to be powered of the next stage, thereby providing a second supply voltage to each of the first unit to be powered and the second unit to be powered via the second supply voltage input terminal, respectively;
the first power supply voltage input ends of the Nth-stage first to-be-supplied unit and the second to-be-supplied unit are connected to the first power supply end, the first power supply voltage input ends of the rest N-1-stage first to-be-supplied units and the second to-be-supplied units are respectively connected to the second power supply voltage input ends of the previous-stage first to-be-supplied unit and the second to-be-supplied unit, so that first power supply voltage is respectively provided for each first to-be-supplied unit and each second to-be-supplied unit through the first power supply voltage input ends, wherein N is an integer larger than 1.
In some embodiments, the first power supply voltage is greater than the second power supply voltage.
In some embodiments, the method further includes connecting a level conversion unit in series between two adjacent to-be-powered units respectively, for performing signal level conversion between the two connected to-be-powered units.
In some embodiments, the power supply unit is a DC-DC module.
According to another aspect of the present invention, there is provided a series power supply method, the method comprising:
connecting N first units to be powered in series, connecting N second units to be powered with the same level of the first units to be powered in common respectively, wherein each first unit to be powered is provided with a first power supply voltage input end, a second power supply voltage input end and a grounding end, each second unit to be powered is provided with a first power supply voltage input end and a grounding end, the second power supply voltage input end of the Nth level of the first unit to be powered is connected with a second power supply end, the grounding end of the 1 st level of the first unit to be powered is connected with the grounding end, the grounding end of the first unit to be powered of each level is connected with the second power supply voltage input end of the first unit to be powered of the next level respectively, and thus, the second power supply voltage is provided for each first unit to be powered through the second power supply voltage input;
the first power supply voltage input ends of the Nth-stage first to-be-supplied unit and the second to-be-supplied unit are connected to the first power supply end, the first power supply voltage input ends of the rest N-1-stage first to-be-supplied units and the second to-be-supplied units are respectively connected to the second power supply voltage input end of the last-stage first to-be-supplied unit, so that first power supply voltage is respectively provided for each first to-be-supplied unit and each second to-be-supplied unit through the first power supply voltage input ends, wherein N is an integer larger than 1.
In some embodiments, the first power supply voltage is greater than the second power supply voltage.
In some embodiments, the method further includes connecting a level conversion unit in series between two adjacent to-be-powered units respectively, for performing signal level conversion between the two connected to-be-powered units.
In some embodiments, the power supply unit is a DC-DC module.
According to yet another aspect of the present invention, a computing device is also presented, the computing device comprising the series power supply circuit of any of the above embodiments.
The embodiment of the invention fully utilizes the characteristic that the voltages of two heavy current power supplies under the CPU/GPU computing architecture are close to each other, takes the higher voltage as the main power supply path in series of the unit to be powered, and then directly generates the other power supply voltage of the current stage by gradually using the main path power supply voltage of the previous stage, thereby being obviously superior to the traditional parallel and series power supply architectures in the industry at present in power conversion efficiency, reducing the whole power supply current of the circuit, further simplifying the power supply circuit and saving the material cost of devices.
Drawings
Fig. 1 is a schematic configuration diagram of a first embodiment of a series power supply circuit of the present invention.
Fig. 2 is a schematic configuration diagram of a second embodiment of the series power supply circuit of the present invention.
Fig. 3 is a schematic configuration diagram of a third embodiment of the series power supply circuit of the present invention.
Fig. 4 is a diagram showing an application example of the third embodiment of the series power supply circuit of the present invention.
Fig. 5 is a schematic configuration diagram of a fourth embodiment of the series power supply circuit of the present invention.
Fig. 6 is a schematic configuration diagram of a fifth embodiment of the series power supply circuit of the present invention.
Fig. 7 is a schematic configuration diagram of a sixth embodiment of the series power supply circuit of the present invention.
Fig. 8 is a diagram showing an application example of the sixth embodiment of the series power supply circuit of the present invention.
Fig. 9 is a schematic configuration diagram of a seventh embodiment of the series power supply circuit of the present invention.
Fig. 10 is a schematic configuration diagram of an eighth embodiment of the series power supply circuit of the present invention.
Fig. 11 is a schematic configuration diagram of a ninth embodiment of the series power supply circuit of the present invention.
Fig. 12 is a diagram showing an application example of the ninth embodiment of the series power supply circuit of the present invention.
Fig. 13 is a schematic configuration diagram of a tenth embodiment of the series power supply method of the present invention.
Fig. 14 is a schematic flow chart of the first embodiment of the series power supply method of the present invention.
Fig. 15 is a schematic flow chart of a second embodiment of the series power supply method of the present invention.
Fig. 16 is a schematic flow chart of a third embodiment of the series power supply method of the present invention.
Fig. 17 is a schematic flow chart of a fourth embodiment of the series power supply method of the present invention.
Fig. 18 is a schematic flow chart of a fifth embodiment of the series power supply method of the present invention.
Fig. 19 is a flowchart illustrating a sixth embodiment of the series power supply method according to the present invention.
Fig. 20 is a schematic flow chart of a seventh embodiment of the series power supply method of the present invention.
Fig. 21 is a schematic flow chart of an eighth embodiment of the series power supply method of the present invention.
Fig. 22 is a flowchart illustrating a ninth embodiment of the series power supply method of the present invention.
FIG. 23 is a block diagram of one embodiment of a computing device of the present invention.
Detailed Description
In order to make the objects, technical solutions and advantages of the present invention more apparent, the present invention is described in further detail below with reference to specific embodiments and the accompanying drawings.
Fig. 1 is a schematic structural diagram of a series power supply circuit according to a first embodiment of the present invention. As shown in fig. 1, the serial power supply circuit according to the embodiment of the present invention includes N units to be powered connected in series, each unit to be powered has a first power Voltage (VDDQ) input terminal, a second power Voltage (VDD) input terminal, and a ground terminal, respectively, the first power voltage input terminal of the nth-stage unit to be powered is connected to the first power supply terminal (VDDQn), the ground terminal of the 1 st-stage unit to be powered is connected to the ground terminal (VSS), the ground terminal of each stage unit to be powered is connected to the first power voltage input terminal of the next-stage unit to be powered, so as to provide the first power voltage (VDDQ1, VDDQ 2.., VDDQn) to each unit to be powered via the first power voltage input terminal, respectively;
the power supply system further comprises N power supply units sequentially connected to ground (VSS) in series, wherein the input end of each power supply unit is respectively connected to the first power supply voltage input end of the unit to be powered at the same level, and the output end of each power supply unit is connected to the second power supply voltage input end of the unit to be powered at the same level, so that a second power supply voltage (VDD1, VDD 2.., VDDN) is provided for the connected unit to be powered through the second power supply voltage input end, wherein N is an integer larger than 1.
In some embodiments, the first supply voltage VDDQ and the second supply voltage VDD are two large current main power supplies in the CPU/GPU computing architecture, VDDQ may be up to 12A and VDD may be up to 20A. The first power voltage VDDQ is greater than the second power voltage VDD, for example, the first power voltage VDDQ may be 1.5V, and the second power voltage VDD may be 0.8V.
In some embodiments, the power supply unit may be generally implemented with a DC-DC module. The unit to be powered may include a CPU chip, a GPU chip, an application specific integrated circuit ASIC chip, and the like.
In the embodiment of the invention, the VDDQ with higher voltage in the two large-current main power supplies is used as the main path of the series power supply of the unit to be powered, and the VDD power supply voltage of the unit to be powered at the same level is generated by performing direct-current voltage conversion on the VDDQ input voltage at each level.
Fig. 2 is a schematic structural diagram of a series power supply circuit according to a second embodiment of the present invention. As shown in fig. 2, the serial power supply circuit according to the embodiment of the invention includes N first to-be-supplied units and N second to-be-supplied units connected in series, each of the first to-be-supplied units and the second to-be-supplied units respectively has a first power Voltage (VDDQ) input terminal, a second power Voltage (VDD) input terminal, and a ground terminal, the first power Voltage (VDDQ) input terminals of the first to-be-supplied unit and the second to-be-supplied unit of the same stage are connected in parallel, the ground terminals are connected in parallel, the first power voltage input terminals of the first to-be-supplied unit and the second to-be-supplied unit of the nth stage are connected to the first power supply terminal (VDDQn), the ground terminals of the first to-be-supplied unit and the second to-be-supplied unit of the 1 stage are connected to ground (VSS), the ground terminals of the first to-be-supplied unit and the second to-be-supplied unit of each stage are connected to the first power voltage input terminals of, thereby providing a first supply voltage (VDDQ1, VDDQ 2.., VDDQn) via a first supply voltage input for each of the first and second cells to be powered, respectively;
the power supply system further comprises N power supply units which are sequentially connected to the ground (VSS) in series, wherein the input end of each power supply unit is respectively connected to the first power supply voltage input end of the first power supply unit to be supplied and the second power supply voltage input end of the second power supply unit to be supplied, and the output end of each power supply unit is connected to the second power supply voltage input end of the first power supply unit to be supplied and the second power supply unit to be supplied, so that a second power supply voltage (VDD1, VDD2, VDDnN) is provided for the connected first power supply unit to be supplied and the connected second power supply unit to be supplied through the second power supply voltage input ends, and N is an integer larger than.
In some embodiments, the first supply voltage VDDQ and the second supply voltage VDD are two large current main power supplies in the CPU/GPU computing architecture, VDDQ may be up to 12A and VDD may be up to 20A. The first power voltage VDDQ is greater than the second power voltage VDD, for example, the first power voltage VDDQ may be 1.5V, and the second power voltage VDD may be 0.8V.
In some embodiments, the power supply unit may be generally implemented with a DC-DC module. The first and second units to be powered may include a CPU chip, a GPU chip, an application specific integrated circuit ASIC chip, and the like. In some embodiments, the number of first and second units to be powered per stage may be extended to a plurality in parallel.
In the embodiment of the invention, the VDDQ with higher voltage in the two large-current main power supplies is used as the main path of the series power supply of the unit to be powered, and the VDD power supply voltage of the unit to be powered at the same level is generated by performing direct-current voltage conversion on the VDDQ input voltage at each level.
Fig. 3 is a schematic structural diagram of a third embodiment of the series power supply circuit of the present invention. As shown in fig. 3, the serial power supply circuit according to the embodiment of the invention includes N first to-be-supplied units and N second to-be-supplied units connected in series, each first to-be-supplied unit has a first power Voltage (VDDQ) input terminal, a second power Voltage (VDD) input terminal and a ground terminal, each second to-be-supplied unit has a first power Voltage (VDDQ) input terminal and a ground terminal, the first power Voltage (VDDQ) input terminals of the first to-be-supplied unit and the second to-be-supplied unit of the same stage are connected in parallel, the ground terminals are connected in parallel, the first power voltage input terminals of the first to-be-supplied unit and the second to-be-supplied unit of the nth stage are connected to the first power supply terminal (VDDQn), the ground terminals of the first to-be-supplied unit and the second to-be-supplied unit of the 1 stage are connected to ground (VSS), the ground terminals of the first to-be-supplied unit and the second to-be-supplied unit of each stage are respectively connected to the first to The inputs are connected to provide a first supply voltage (VDDQ1, VDDQ 2.., VDDQn) to each of the first and second cells to be powered, respectively, via a first supply voltage input;
the power supply system further comprises N power supply units which are sequentially connected to the ground (VSS) in series, wherein the input end of each power supply unit is respectively connected to the first power supply voltage input end of the first power supply unit to be powered and the second power supply voltage input end of the second power supply unit to be powered, and the output end of each power supply unit is connected to the second power supply voltage input end of the first power supply unit to be powered, so that the connected first power supply unit to be powered is provided with a second power supply voltage (VDD1, VDD2, VDDN), wherein N is an integer larger than 1.
In some embodiments, the first supply voltage VDDQ and the second supply voltage VDD are two large current main power supplies in the CPU/GPU computing architecture, VDDQ may be up to 12A and VDD may be up to 20A. The first power voltage VDDQ is greater than the second power voltage VDD, for example, the first power voltage VDDQ may be 1.5V, and the second power voltage VDD may be 0.8V.
In some embodiments, the power supply unit may be generally implemented with a DC-DC module. The first unit to be powered may include a CPU chip, a GPU chip, an application specific integrated circuit ASIC chip, etc., and the second unit to be powered may include a DDR memory unit, etc. In some embodiments, the number of first and second units to be powered per stage may be extended to a plurality in parallel.
In the embodiment of the invention, the VDDQ with higher voltage in the two large-current main power supplies is used as the main path of the series power supply of the unit to be powered, and the VDD power supply voltage of the unit to be powered at the same level is generated by performing direct-current voltage conversion on the VDDQ input voltage at each level.
Fig. 4 is a diagram illustrating an application example of a third embodiment of the series power supply circuit according to the present invention. Fig. 4 shows an application example of the embodiment of the present invention to simultaneously supply power to 6 serially connected first to-be-supplied units and second to-be-supplied units, where the first to-be-supplied unit takes a BM1790 ASIC chip as an example, and the second to-be-supplied unit takes a DDR memory unit as an example. As shown in the figure, the serial power supply circuit of the present example includes 6 serially connected BM1790 chips and 6 serially connected DDR memory cells, the BM1790 chip and the DDR memory cell of each stage are commonly connected and the VDDQ input terminal is connected to receive the same VDDQ voltage input, the ground terminals of the BM1790 chip and the DDR memory cell of each stage are connected to the VDDQ input terminal of the BM1790 chip and the DDR memory cell of the next stage, and the ground terminals of the BM1790 chip and the DDR memory cell of the 1 st stage are connected to ground (VSS); the DDR memory unit further comprises 6 DC-DC modules connected to ground (VSS) in series, wherein the 1 st stage DC-DC module is connected to ground (VSS), the input end of each stage DC-DC module is connected to the same stage BM1790 chip and the VDDQ input end of the DDR memory unit, the output end of each stage DC-DC module is connected to each stage BM1790 chip, and each BM1790 chip is provided with a VDD power supply voltage.
The serial power supply circuit of this example first converts 12V external direct current voltage into 9.0V through the DC-DC module, as the power supply voltage at the VDDQ6 input terminals of the BM1790 chip and the DDR memory cell of the 6 th stage, since the power supply objects of each stage are the same, the input voltages of 9V (VDDQ6), 7.5V (VDDQ5), 6.0V (VDDQ4), 4.5V (VDDQ3), 3.0V (VDDQ2), and 1.5V (VDDQ1) are sequentially provided on the 6 BM1790 chips and the DDR memory cells connected in series, so that balanced VDDQ voltage distribution of 1.5V is formed at both ends of the BM1790 chip and the DDR memory cell of each stage. Secondly, input voltages VDDQ6-VDDQ1 of the same level are sequentially subjected to direct-current voltage conversion through a DC-DC module arranged at each level, and VDD input voltages of 8.3V (VDD6), 6.8V (VDD5), 5.3V (VDD4), 3.8V (VDD3), 2.3V (VDD2) and 0.8V (VDD1) are sequentially provided for each level of BM1790 chips, so that balanced VDD voltage distribution of 0.8V is formed at two ends of each level of BM1790 chips, and stable working voltages of the 6 serially connected BM1790 chips and DDR memory cells can be guaranteed.
In this example, the VDD current of a single chip is about 20A, the VDDQ current is about 12A, and the power consumption of each chip unit is about 0.8 × 20+1.5 × 12 — 34W, which has higher power conversion efficiency compared to the existing series-parallel power supply scheme.
Fig. 5 is a schematic structural diagram of a fourth embodiment of the series power supply circuit of the present invention. As shown in fig. 5, the serial power supply circuit according to the embodiment of the invention includes N units to be powered connected in series, each unit to be powered has a first power Voltage (VDDQ) input terminal, a second power Voltage (VDD) input terminal and a ground terminal, respectively, the second power voltage input terminal of the nth-stage unit to be powered is connected to the second power supply terminal (VDDn), the ground terminal of the 1 st-stage unit to be powered is connected to ground (VSS), the ground terminal of each-stage unit to be powered is connected to the second power voltage input terminal of the next-stage unit to be powered, so as to provide the second power voltage (VDD1, VDD 2.., VDDn) to each unit to be powered via the second power voltage input terminal, respectively;
the power supply device further comprises N power supply units corresponding to the N units to be supplied, wherein the input ends of the N power supply units are connected to an external power supply (VCC), and the output ends of the N power supply units are respectively connected to the first power supply voltage input end of one corresponding unit to be supplied, so that a first power supply voltage (VDDQ1, VDDQ2, VDDQ) is provided for the connected units to be supplied via the first power supply voltage input end, wherein N is an integer larger than 1.
In some embodiments, the first supply voltage VDDQ and the second supply voltage VDD are two large current main power supplies in the CPU/GPU computing architecture, VDDQ may be up to 12A and VDD may be up to 20A. The first power voltage VDDQ is greater than the second power voltage VDD, for example, the first power voltage VDDQ may be 1.5V, and the second power voltage VDD may be 0.8V.
In some embodiments, the power supply unit may be generally implemented with a DC-DC module. The first and second units to be powered may include a CPU chip, a GPU chip, an application specific integrated circuit ASIC chip, and the like.
In the embodiment of the invention, the VDD with the largest current in the two large-current main power supplies is used as the main path of the series power supply of the unit to be powered, and the VDDQ power supply voltage of the unit to be powered at the same level is generated by performing direct-current voltage conversion at each level through the external power supply.
Fig. 6 is a schematic structural diagram of a fifth embodiment of the series power supply circuit of the present invention. As shown in fig. 6, the serial power supply circuit according to the embodiment of the invention includes N first to-be-supplied units and N second to-be-supplied units connected in series, each of the first to-be-supplied units and the second to-be-supplied units respectively has a first power Voltage (VDDQ) input terminal, a second power Voltage (VDD) input terminal, and a ground terminal, the second power Voltage (VDD) input terminals of the first to-be-supplied unit and the second to-be-supplied unit of the same stage are connected in parallel, the ground terminals are connected in parallel, the second power voltage input terminals of the first to-be-supplied unit and the second to-be-supplied unit of the nth stage are connected to the second power supply terminal (VDDn), the ground terminals of the first to-be-supplied unit and the second to-be-supplied unit of the 1 stage are connected to ground (VSS), the ground terminals of the first to-be-supplied unit and the second to-be-supplied unit of each stage are respectively connected to the second power voltage input terminals, thereby providing a second supply voltage (VDD1, VDD 2.., VDDn) to each of the first and second cells to be powered, respectively, via the second supply voltage input;
the power supply device comprises N first units to be supplied and N second units to be supplied, wherein the input ends of the N power supply units are connected to an external power supply (VCC), the output ends of the N power supply units are respectively connected to the first power supply voltage input ends of the corresponding first units to be supplied and the second units to be supplied, so that first power supply voltages (VDDQ1, VDDQ2, VDDQQn) are respectively provided for the connected first units to be supplied and the connected second units to be supplied through the first power supply voltage input ends, and N is an integer larger than 1.
In some embodiments, the first supply voltage VDDQ and the second supply voltage VDD are two large current main power supplies in the CPU/GPU computing architecture, VDDQ may be up to 12A and VDD may be up to 20A. The first power voltage VDDQ is greater than the second power voltage VDD, for example, the first power voltage VDDQ may be 1.5V, and the second power voltage VDD may be 0.8V.
In some embodiments, the power supply unit may be generally implemented with a DC-DC module. The first and second units to be powered may include a CPU chip, a GPU chip, an application specific integrated circuit ASIC chip, and the like. In some embodiments, the number of first and second units to be powered per stage may be extended to a plurality in parallel.
In the embodiment of the invention, the VDD with the largest current in the two large-current main power supplies is used as the main path of the series power supply of the unit to be powered, and the VDDQ power supply voltage of the unit to be powered at the same level is generated by performing direct-current voltage conversion at each level through the external power supply.
Fig. 7 is a schematic structural diagram of a sixth embodiment of the series power supply circuit of the present invention. As shown in fig. 7, the serial power supply circuit according to the embodiment of the invention includes N first to-be-supplied cells and N second to-be-supplied cells connected in series, each first to-be-supplied cell having a first power Voltage (VDDQ) input terminal, a second power Voltage (VDD) input terminal, and a ground terminal, each second to-be-supplied cell having a first power Voltage (VDDQ) input terminal and a ground terminal, the first to-be-supplied cell and the ground terminal of the second to-be-supplied cell of the same stage are connected, the second power voltage input terminal of the nth stage first to-be-supplied cell is connected to the second power voltage supply terminal (VDDn), the ground terminal of the 1 st stage first to-be-supplied cell is connected to ground (VSS), the ground terminal of the first to-be-supplied cell of each stage is connected to the second power voltage input terminal of the first to-be-supplied cell of the next stage, so that each first to-be-supplied cell with the second power voltage, VDD 2.., VDDn);
the power supply device comprises N first units to be supplied and N second units to be supplied, wherein the input ends of the N power supply units are connected to an external power supply (VCC), the output ends of the N power supply units are respectively connected to the first power supply voltage input ends of the corresponding first units to be supplied and the second units to be supplied, so that first power supply voltages (VDDQ1, VDDQ2, VDDQQn) are respectively provided for the connected first units to be supplied and the connected second units to be supplied through the first power supply voltage input ends, and N is an integer larger than 1.
In some embodiments, the first supply voltage VDDQ and the second supply voltage VDD are two large current main power supplies in the CPU/GPU computing architecture, VDDQ may be up to 12A and VDD may be up to 20A. The first power voltage VDDQ is greater than the second power voltage VDD, for example, the first power voltage VDDQ may be 1.5V, and the second power voltage VDD may be 0.8V.
In some embodiments, the power supply unit may be generally implemented with a DC-DC module. The first unit to be powered may include a CPU chip, a GPU chip, an application specific integrated circuit ASIC chip, etc., and the second unit to be powered may include a DDR memory unit, etc. In some embodiments, the number of first and second units to be powered per stage may be extended to a plurality in parallel.
In the embodiment of the invention, the VDD with the largest current in the two large-current main power supplies is used as the main path of the series power supply of the unit to be powered, and the VDDQ power supply voltage of the unit to be powered at the same level is generated by performing direct-current voltage conversion at each level through the external power supply.
Fig. 8 is a diagram illustrating an application example of the sixth embodiment of the series power supply circuit of the present invention. Fig. 8 shows an application example of the embodiment of the present invention to simultaneously supply power to 6 serially connected first to-be-powered units and 6 second to-be-powered units, where the first to-be-powered unit takes a BM1790 ASIC chip as an example, and the second to-be-powered unit takes a DDR memory unit as an example. As shown in the figure, the serial power supply circuit of this example includes 6 serial BM1790 chips and 6 DDR memory cells respectively connected to the same level of BM1790 chips in common, the ground terminals of the BM1790 chip and the DDR memory cell of each level are connected to the VDD input terminal of the BM1790 chip of the next level, and the ground terminals of the BM1790 chip and the DDR memory cell of the 1 st level are connected to ground (VSS); the direct current power supply circuit further comprises 6 DC-DC modules which are arranged corresponding to each stage of BM1790 chip and DDR memory unit, wherein the input end of each stage of DC-DC module is connected to an external 12V direct current power supply voltage, and the output end of each stage of DC-DC module is connected to the VDDQ input end of each stage of BM1790 chip and DDR memory unit, so that the VDDQ power supply voltage is provided for each BM1790 chip and DDR memory unit.
The serial power supply circuit of this example firstly converts the external direct current voltage 12V into 4.8V through the DC-DC module, and as the power supply voltage at the input end of VDD6 of the BM1790 chip of the 6 th stage, since the power supply objects of each stage are the same, the input voltages of 4.8V (VDD6), 4.0V (VDD5), 3.2V (VDD4), 2.4V (VDD3), 1.6V (VDD2) and 0.8V (VDD1) are sequentially provided on the 6 BM1790 chips in series, so that an equalized VDD voltage distribution of 0.8V is formed at the two ends of each BM1790 chip. Secondly, the external 12V power supply voltage is converted into VDDQ6-VDDQ1 through a DC-DC module arranged at each stage, 5.5V (VDDQ6), 4.7V (VDDQ5), 3.9V (VDDQ4), 3.1V (VDDQ3), 2.3V (VDDQ2) and 1.5V (VDDQ1) input voltages are sequentially provided for each stage of BM1790 chips and DDR memory units, so that 1.5V balanced VDDQ voltage distribution is formed at two ends of each stage of BM1790 chips and DDR memory units, and stable working voltage can be obtained by 6 serial BM1790 chips and DDR memory units.
In this example, the VDD current of a single chip is about 20A, the VDDQ current is about 12A, and the power consumption of each chip unit is about 0.8 × 20+1.5 × 12 — 34W, which has higher power conversion efficiency compared to the existing series-parallel power supply scheme.
Fig. 9 is a schematic structural diagram of a seventh embodiment of the series power supply circuit of the present invention. As shown in fig. 9, the serial power supply circuit according to the embodiment of the invention includes N units to be powered connected in series, each unit to be powered has a first power Voltage (VDDQ) input terminal, a second power Voltage (VDD) input terminal and a ground terminal, respectively, the second power voltage input terminal of the nth-stage unit to be powered is connected to the second power supply terminal (VDDn), the ground terminal of the 1 st-stage unit to be powered is connected to ground (VSS), the ground terminal of each-stage unit to be powered is connected to the second power voltage input terminal of the next-stage unit to be powered, so as to provide the second power voltage (VDD1, VDD 2.., VDDn) to each unit to be powered via the second power voltage input terminal, respectively;
the first supply voltage input terminals of the nth stage unit to be powered are connected to the first supply voltage input terminal (VDDQn), and the first supply voltage input terminals of the remaining N-1 stage units to be powered are respectively connected to the second supply voltage input terminal of the previous stage unit to be powered, so as to respectively provide a first supply voltage (VDDQ1, VDDQ 2.., VDDQn) for each unit to be powered via the first supply voltage input terminals, wherein N is an integer greater than 1.
In some embodiments, the first supply voltage VDDQ and the second supply voltage VDD are two large current main power supplies in the CPU/GPU computing architecture, VDDQ may be up to 12A and VDD may be up to 20A. The first power voltage VDDQ is greater than the second power voltage VDD, for example, the first power voltage VDDQ may be 1.6V, and the second power voltage VDD may be 0.8V.
In some embodiments, the unit to be powered may include a CPU chip, a GPU chip, an application specific integrated circuit ASIC chip, or the like.
According to the embodiment of the invention, by utilizing the characteristic that the voltages of VDD and VDDQ are close to each other, the default of the voltage of VDDQ is set to 1.6V, VDD is used as a main path of series power supply of the unit to be powered, and the VDDQ power supply voltage of the unit to be powered at the current stage is generated by gradually using the voltage of VDD at the previous stage. Compared with the traditional series power supply circuit, the series power supply circuit provided by the embodiment of the invention improves the power conversion efficiency by about 5-10%, reduces the whole power supply current of the circuit and saves more material cost.
Fig. 10 is a schematic structural diagram of an eighth embodiment of the series power supply circuit of the present invention. As shown in fig. 10, the serial power supply circuit according to the embodiment of the invention includes N first to-be-supplied units and N second to-be-supplied units connected in series, each of the first to-be-supplied units and the second to-be-supplied units respectively has a first power Voltage (VDDQ) input terminal, a second power Voltage (VDD) input terminal, and a ground terminal, the second power Voltage (VDD) input terminals of the first to-be-supplied unit and the second to-be-supplied unit of the same stage are connected in parallel, the ground terminals are connected in parallel, the second power voltage input terminals of the first to-be-supplied unit and the second to-be-supplied unit of the nth stage are connected to the second power supply terminal (VDDn), the ground terminals of the first to-be-supplied unit and the second to-be-supplied unit of the 1 stage are connected to ground (VSS), the ground terminals of the first to-be-supplied unit and the second to-be-supplied unit of each stage are respectively connected to the second power voltage input terminals, thereby providing a second supply voltage (VDD1, VDD 2.., VDDn) to each of the first and second cells to be powered, respectively, via the second supply voltage input;
the first power supply voltage input ends of the first to-be-supplied unit and the second to-be-supplied unit of the Nth level are connected to the first power supply end (VDDQn), and the first power supply voltage input ends of the first to-be-supplied unit and the second to-be-supplied unit of the other N-1 level are respectively connected to the second power supply voltage input ends of the first to-be-supplied unit and the second to-be-supplied unit of the previous level, so that the first power supply voltage (VDDQ1, VDDQ2, rightwards, VDDQN) is respectively provided for each of the first to-be-supplied unit and the second to-be-supplied unit through the first power supply voltage input ends, wherein N is an integer larger than.
In some embodiments, the first supply voltage VDDQ and the second supply voltage VDD are two large current main power supplies in the CPU/GPU computing architecture, VDDQ may be up to 12A and VDD may be up to 20A. The first power voltage VDDQ is greater than the second power voltage VDD, for example, the first power voltage VDDQ may be 1.6V, and the second power voltage VDD may be 0.8V.
In some embodiments, the first and second units to be powered may include CPU chips, GPU chips, application specific integrated circuit ASIC chips, and the like. In some embodiments, the number of first and second units to be powered per stage may be extended to a plurality in parallel.
According to the embodiment of the invention, by utilizing the characteristic that the voltages of VDD and VDDQ are close to each other, the default of the voltage of VDDQ is set to 1.6V, VDD is used as a main path of series power supply of the unit to be powered, and the VDDQ power supply voltage of the unit to be powered at the current stage is generated by gradually using the voltage of VDD at the previous stage. Compared with the traditional series power supply circuit, the series power supply circuit provided by the embodiment of the invention improves the power conversion efficiency by about 5-10%, reduces the whole power supply current of the circuit and saves more material cost.
Fig. 11 is a schematic structural diagram of a ninth embodiment of the series power supply circuit of the present invention. As shown in fig. 11, the serial power supply circuit according to the embodiment of the invention includes N first to-be-supplied cells and N second to-be-supplied cells connected in series, each first to-be-supplied cell having a first power Voltage (VDDQ) input terminal, a second power Voltage (VDD) input terminal, and a ground terminal, each second to-be-supplied cell having a first power Voltage (VDDQ) input terminal and a ground terminal, the first to-be-supplied cell and the ground terminal of the second to-be-supplied cell of the same stage are connected, the second power voltage input terminal of the nth stage first to-be-supplied cell is connected to the second power voltage supply terminal (VDDn), the ground terminal of the 1 st stage first to-be-supplied cell is connected to ground (VSS), the ground terminal of the first to-be-supplied cell of each stage is connected to the second power voltage input terminal of the first to-be-supplied cell of the next stage, so that each first to-be-supplied cell with the second power voltage, VDD 2.., VDDn);
the first power supply voltage input ends of the first to-be-supplied unit and the second to-be-supplied unit of the Nth level are connected to the first power supply end (VDDQn), the first power supply voltage input ends of the first to-be-supplied unit and the second to-be-supplied unit of the other N-1 level are respectively connected to the second power supply voltage input end of the first to-be-supplied unit of the previous level, so that the first power supply voltage (VDDQ1, VDDQ 2.., VDDQn) is respectively provided for each of the first to-be-supplied unit and the second to-be-supplied unit through the first power supply voltage input ends, wherein N is an integer larger than 1.
In some embodiments, the first supply voltage VDDQ and the second supply voltage VDD are two large current main power supplies in the CPU/GPU computing architecture, VDDQ may be up to 12A and VDD may be up to 20A. The first power voltage VDDQ is greater than the second power voltage VDD, for example, the first power voltage VDDQ may be 1.6V, and the second power voltage VDD may be 0.8V.
In some embodiments, the first unit to be powered may include a CPU chip, a GPU chip, an application specific integrated circuit ASIC chip, or the like, and the second unit to be powered may include a DDR memory unit, or the like. In some embodiments, the number of first and second units to be powered per stage may be extended to a plurality in parallel.
According to the embodiment of the invention, by utilizing the characteristic that the voltages of VDD and VDDQ are close to each other, the default of the voltage of VDDQ is set to 1.6V, VDD is used as a main path of series power supply of the unit to be powered, and the VDDQ power supply voltage of the unit to be powered at the current stage is generated by gradually using the voltage of VDD at the previous stage. Compared with the traditional series power supply circuit, the series power supply circuit provided by the embodiment of the invention improves the power conversion efficiency by about 5-10%, reduces the whole power supply current of the circuit and saves more material cost.
Fig. 12 is a diagram illustrating an application example of a ninth embodiment of the series power supply circuit according to the present invention. Fig. 12 shows an application example of the embodiment of the present invention to simultaneously supply power to 6 serially connected first to-be-powered units and 6 second to-be-powered units, where the first to-be-powered unit takes a BM1790 ASIC chip as an example, and the second to-be-powered unit takes a DDR memory unit as an example. As shown in the figure, the serial power supply circuit of the present example includes 6 serial BM1790 chips and 6 DDR memory cells commonly connected to the same level of BM1790 chip, the ground terminals of the BM1790 chip and the DDR memory cells of each level are connected to the VDD input terminal of the BM1790 chip of the next level, and the ground terminals of the BM1790 chip and the DDR memory cells of the 1 st level are connected to ground (VSS).
The serial power supply circuit of this example firstly converts the external direct current voltage 12V into 4.8V through the DC-DC module, and as the power supply voltage at the input end of VDD6 of the BM1790 chip of the 6 th stage, since the power supply objects of each stage are the same, the input voltages of 4.8V (VDD6), 4.0V (VDD5), 3.2V (VDD4), 2.4V (VDD3), 1.6V (VDD2) and 0.8V (VDD1) are sequentially provided on the 6 BM1790 chips in series, so that an equalized VDD voltage distribution of 0.8V is formed at the two ends of each BM1790 chip. Secondly, the external 12V power supply voltage is converted into 5.6V through the DC-DC module to be used as the VDDQ6 input voltage of the 6 th stage BM1790 chip and the DDR memory cell, and the VDD input voltage of the BM1790 chip of the previous stage is used as the VDDQ input voltage of the current stage for the 5 th to 1 st stages BM1790 chips and the DDR memory cells, so that the input voltages of 4.8V (VDDQ5), 4.0V (VDDQ4), 3.2V (VDDQ3), 2.4V (VDDQ2) and 1.6V (VDDQ1) are sequentially provided for the 5 th to 1 st stages by the VDD input voltage of the previous stage, so that a balanced VDDQ voltage distribution of 1.6V is formed at two ends of each stage BM1790 chip and the DDR memory cell, thereby ensuring that the 6 BM1790 chips and the DDR memory cells connected in series can obtain stable working voltage.
In this example, the VDD current of a single chip is about 20A, the current of VDDQ1.6V is about 12.8A, and the power consumption of each chip unit is about 0.8 × 20+1.6 × 12.8 — 36.5W, which has higher power conversion efficiency compared to the existing series-parallel power supply scheme. Although the VDDQ voltage is 0.1V higher than the VDDQ voltage in the previous embodiment, the higher partial voltage has the opportunity to operate at a faster rate with the same DDR memory timing parameter tFAW, and is not a wasteful power consumption.
Fig. 13 is a schematic configuration diagram of a tenth embodiment of the series power supply circuit of the present invention. As shown in fig. 13, in the series power supply circuit according to the embodiment of the present invention, on the basis of any one of the foregoing embodiments, a level conversion unit is connected in series between two adjacent to-be-supplied units, and the level conversion unit is configured to perform signal level conversion between the two connected to-be-supplied units. Fig. 13 only schematically shows the improvement on the embodiment shown in fig. 1, and the improvement is performed in the same manner for any other embodiment.
Specifically, the level conversion unit can be implemented by, for example, a capacitive coupling method, a differential signal transmission method, and/or a diode drop method. Each unit to be powered is connected with a unit to be powered in the upper-level voltage domain through a low-to-high signal level conversion module in the level conversion unit, and is connected with a unit to be powered in the lower-level voltage domain through a high-to-low signal level conversion module in the signal level conversion unit. In the embodiment of the invention, because the voltage domains formed on different power supply units to be connected in series are different in size, the voltage domain of the upper stage is higher than the voltage domain of the current stage, the voltage domain of the current stage is higher than the voltage domain of the lower stage, the power supply unit to be supplied of each voltage domain is connected with the power supply unit to be supplied in the voltage domain of the upper stage through the low-to-high signal level conversion module, and the low-to-high signal level conversion module can convert the signal sent by the power supply unit to be supplied in the voltage domain of the current stage into the signal of the voltage domain of the upper stage and then send the signal to the power supply unit to be supplied; the unit to be powered of each level of voltage domain is connected with the unit to be powered in the next level of voltage domain through the high-to-low signal level conversion module, and the high-to-low signal level conversion module can convert signals sent by the unit to be powered of the current level of voltage domain into signals of the next level of voltage domain and then send the signals to the unit to be powered in the next level of voltage domain, so that signal communication among different voltage domains is realized among the units to be powered which are connected in series.
Fig. 14 is a flowchart illustrating a series power supply method according to a first embodiment of the present invention. As shown in fig. 14, the series power supply method according to the embodiment of the present invention includes:
connecting N units to be powered in series, wherein each unit to be powered is provided with a first power supply Voltage (VDDQ) input end, a second power supply Voltage (VDD) input end and a grounding end respectively, the first power supply voltage input end of the Nth-level unit to be powered is connected with a first power supply end (VDDQn), the grounding end of the 1 st-level unit to be powered is connected with the ground (VSS), the grounding end of each level unit to be powered is connected with the first power supply voltage input end of the next-level unit to be powered, and therefore, the first power supply voltage (VDDQ1, VDDQ2, VDDQ) is provided for each unit to be powered through the first power supply voltage input end respectively;
the method comprises the steps of sequentially connecting N power supply units to ground (VSS) in series, wherein the input end of each power supply unit is respectively connected to a first power supply voltage input end of a unit to be powered at the same level, and the output end of each power supply unit is connected to a second power supply voltage input end of the unit to be powered at the same level, so that a second power supply voltage (VDD1, VDD 2.., VDDN) is provided for the connected unit to be powered through the second power supply voltage input ends, wherein N is an integer larger than 1.
In some embodiments, the first supply voltage VDDQ and the second supply voltage VDD are two large current main power supplies in the CPU/GPU computing architecture, VDDQ may be up to 12A and VDD may be up to 20A. The first power voltage VDDQ is greater than the second power voltage VDD, for example, the first power voltage VDDQ may be 1.5V, and the second power voltage VDD may be 0.8V.
In some embodiments, the power supply unit may be generally implemented with a DC-DC module. The unit to be powered may include a CPU chip, a GPU chip, an application specific integrated circuit ASIC chip, and the like.
In the embodiment of the invention, the VDDQ with higher voltage in the two large-current main power supplies is used as the main path of the series power supply of the unit to be powered, and the VDD power supply voltage of the unit to be powered at the same level is generated by performing direct-current voltage conversion on the VDDQ input voltage at each level.
Fig. 15 is a flowchart illustrating a series power supply method according to a second embodiment of the present invention. As shown in fig. 15, the series power supply method according to the embodiment of the present invention includes:
the method comprises the steps that N first units to be powered and N second units to be powered are connected in series respectively, each first unit to be powered and each second unit to be powered are provided with a first power supply Voltage (VDDQ) input end, a second power supply Voltage (VDD) input end and a grounding end respectively, the first power supply Voltage (VDDQ) input ends of the first unit to be powered and the second unit to be powered on in the same stage are connected in parallel, the grounding ends are connected in parallel, the first power supply voltage input ends of the first unit to be powered and the second unit to be powered on the Nth stage are connected with a first power supply end (VDDQn), the grounding ends of the first unit to be powered on the 1 st stage and the second unit to be powered on the second stage are connected with ground (VSS), the grounding ends of the first unit to be powered on the second stage are connected with the first power supply voltage input ends of the first unit to be powered on the next stage and the second unit to be powered on the next stage are provided with a second power supply voltage through the first A supply voltage (VDDQ1, VDDQ 2.., VDDQn);
the method comprises the steps of sequentially connecting N power supply units to ground (VSS) in series, wherein the input end of each power supply unit is connected to the first power supply voltage input end of the first power supply unit to be supplied and the second power supply unit to be supplied of the same level respectively, and the output end of each power supply unit is connected to the second power supply voltage input end of the first power supply unit to be supplied and the second power supply unit to be supplied of the same level, so that a second power supply voltage (VDD1, VDD 2.., VDDn) is provided for the connected first power supply unit to be supplied and the connected second power supply unit to be supplied through the second power supply voltage input end, wherein N is an integer larger than.
In some embodiments, the first supply voltage VDDQ and the second supply voltage VDD are two large current main power supplies in the CPU/GPU computing architecture, VDDQ may be up to 12A and VDD may be up to 20A. The first power voltage VDDQ is greater than the second power voltage VDD, for example, the first power voltage VDDQ may be 1.5V, and the second power voltage VDD may be 0.8V.
In some embodiments, the power supply unit may be generally implemented with a DC-DC module. The first and second units to be powered may include a CPU chip, a GPU chip, an application specific integrated circuit ASIC chip, and the like. In some embodiments, the number of first and second units to be powered per stage may be extended to a plurality in parallel.
In the embodiment of the invention, the VDDQ with higher voltage in the two large-current main power supplies is used as the main path of the series power supply of the unit to be powered, and the VDD power supply voltage of the unit to be powered at the same level is generated by performing direct-current voltage conversion on the VDDQ input voltage at each level.
Fig. 16 is a schematic structural diagram of a third embodiment of the series power supply method of the present invention. As shown in fig. 16, the series power supply method according to the embodiment of the present invention includes:
respectively connecting N first units to be powered and N second units to be powered in series, wherein each first unit to be powered has a first power supply Voltage (VDDQ) input terminal, a second power supply Voltage (VDD) input terminal and a ground terminal, each second unit to be powered has a first power supply Voltage (VDDQ) input terminal and a ground terminal, the first unit to be powered of the same stage and the first power supply Voltage (VDDQ) input terminal of the second unit to be powered are connected in parallel, the ground terminals are connected in parallel, the first power supply voltage input terminals of the first unit to be powered of the Nth stage and the second unit to be powered are connected with a first power supply terminal (VDDQn), the ground terminals of the first unit to be powered of the 1 st stage and the second unit to be powered are connected with ground (VSS), the ground terminals of the first unit to be powered of each stage and the second unit to be powered are respectively connected with the first power supply voltage input terminals of the first unit to be powered of the next stage and, thereby providing a first supply voltage (VDDQ1, VDDQ 2.., VDDQn) via a first supply voltage input for each of the first and second cells to be powered, respectively;
the method comprises the steps of sequentially connecting N power supply units to ground (VSS) in series, wherein the input end of each power supply unit is respectively connected to the first power supply voltage input end of the first power supply unit to be supplied and the second power supply unit to be supplied at the same level, and the output end of each power supply unit is connected to the second power supply voltage input end of the first power supply unit to be supplied at the same level, so that the connected first power supply unit to be supplied is provided with a second power supply voltage (VDD1, VDD2, VDDnn) through the second power supply voltage input end, wherein N is an integer larger than 1.
In some embodiments, the first supply voltage VDDQ and the second supply voltage VDD are two large current main power supplies in the CPU/GPU computing architecture, VDDQ may be up to 12A and VDD may be up to 20A. The first power voltage VDDQ is greater than the second power voltage VDD, for example, the first power voltage VDDQ may be 1.5V, and the second power voltage VDD may be 0.8V.
In some embodiments, the power supply unit may be generally implemented with a DC-DC module. The first unit to be powered may include a CPU chip, a GPU chip, an application specific integrated circuit ASIC chip, etc., and the second unit to be powered may include a DDR memory unit, etc. In some embodiments, the number of first and second units to be powered per stage may be extended to a plurality in parallel.
In the embodiment of the invention, the VDDQ with higher voltage in the two large-current main power supplies is used as the main path of the series power supply of the unit to be powered, and the VDD power supply voltage of the unit to be powered at the same level is generated by performing direct-current voltage conversion on the VDDQ input voltage at each level.
Fig. 17 is a flowchart illustrating a series power supply method according to a fourth embodiment of the present invention. As shown in fig. 17, the series power supply method according to the embodiment of the present invention includes:
connecting N units to be powered in series, wherein each unit to be powered is provided with a first power supply Voltage (VDDQ) input end, a second power supply Voltage (VDD) input end and a grounding end respectively, the second power supply voltage input end of the Nth-level unit to be powered is connected with a second power supply end (VDDN), the grounding end of the 1 st-level unit to be powered is connected with the ground (VSS), the grounding end of each level unit to be powered is connected with the second power supply voltage input end of the next-level unit to be powered, and therefore, the second power supply voltage (VDD1, VDD2, 35n) is provided for each unit to be powered through the second power supply voltage input end respectively;
connecting the input terminals of N power supply units corresponding to the N units to be powered to an external power supply (VCC), the output terminals of the N power supply units being respectively connected to the first power supply voltage input terminal of a corresponding one of the units to be powered, thereby providing a first power supply voltage (VDDQ1, VDDQ 2.., VDDQN) for the connected units to be powered via the first power supply voltage input terminal, wherein N is an integer greater than 1.
In some embodiments, the first supply voltage VDDQ and the second supply voltage VDD are two large current main power supplies in the CPU/GPU computing architecture, VDDQ may be up to 12A and VDD may be up to 20A. The first power voltage VDDQ is greater than the second power voltage VDD, for example, the first power voltage VDDQ may be 1.5V, and the second power voltage VDD may be 0.8V.
In some embodiments, the power supply unit may be generally implemented with a DC-DC module. The first and second units to be powered may include a CPU chip, a GPU chip, an application specific integrated circuit ASIC chip, and the like.
In the embodiment of the invention, the VDD with the largest current in the two large-current main power supplies is used as the main path of the series power supply of the unit to be powered, and the VDDQ power supply voltage of the unit to be powered at the same level is generated by performing direct-current voltage conversion at each level through the external power supply.
Fig. 18 is a flowchart illustrating a fifth embodiment of the series power supply method according to the present invention. As shown in fig. 18, the series power supply method according to the embodiment of the present invention includes:
respectively connecting N first units to be powered and N second units to be powered in series, wherein each first unit to be powered and each second unit to be powered are respectively provided with a first power supply Voltage (VDDQ) input end, a second power supply Voltage (VDD) input end and a grounding end, the second power supply Voltage (VDD) input ends of the first unit to be powered and the second unit to be powered of the same stage are connected in parallel, the grounding ends are connected in parallel, the second power supply voltage input ends of the first unit to be powered and the second unit to be powered of the Nth stage are connected with a second power supply terminal (VDDN), the grounding ends of the first unit to be powered and the second unit to be powered of the 1 st stage are connected with ground (VSS), the grounding ends of the first unit to be powered and the second unit to be powered of each stage are respectively connected with the second power supply voltage input ends of the first unit to be powered and the second unit to be powered of the next stage, and thus respectively providing the second power supply voltage to each first unit to be powered and each second unit to Two supply voltages (VDD1, VDD 2.., VDDn);
the input ends of N power supply units corresponding to the N first units to be powered and the N second units to be powered are connected to an external power supply (VCC), the output ends of the N power supply units are respectively connected to the first power supply voltage input ends of the corresponding first units to be powered and the corresponding second units to be powered, so that first power supply voltages (VDDQ1, VDDQ2,. the.VDDQN) are respectively provided for the connected first units to be powered and the connected second units to be powered through the first power supply voltage input ends, wherein N is an integer larger than 1.
In some embodiments, the first supply voltage VDDQ and the second supply voltage VDD are two large current main power supplies in the CPU/GPU computing architecture, VDDQ may be up to 12A and VDD may be up to 20A. The first power voltage VDDQ is greater than the second power voltage VDD, for example, the first power voltage VDDQ may be 1.5V, and the second power voltage VDD may be 0.8V.
In some embodiments, the power supply unit may be generally implemented with a DC-DC module. The first and second units to be powered may include a CPU chip, a GPU chip, an application specific integrated circuit ASIC chip, and the like. In some embodiments, the number of first and second units to be powered per stage may be extended to a plurality in parallel.
In the embodiment of the invention, the VDD with the largest current in the two large-current main power supplies is used as the main path of the series power supply of the unit to be powered, and the VDDQ power supply voltage of the unit to be powered at the same level is generated by performing direct-current voltage conversion at each level through the external power supply.
Fig. 19 is a flowchart illustrating a sixth embodiment of the series power supply method according to the present invention. As shown in fig. 19, the series power supply method according to the embodiment of the present invention includes:
connecting N first units to be powered in series, connecting N second units to be powered in common with the first units to be powered of the same level respectively, wherein each first unit to be powered has a first power supply Voltage (VDDQ) input end, a second power supply Voltage (VDD) input end and a ground end, each second unit to be powered has a first power supply Voltage (VDDQ) input end and a ground end, the second power supply voltage input end of the Nth-level first unit to be powered is connected with a second power supply end (VDDN), the ground end of the 1 st-level first unit to be powered is connected with the ground (VSS), the ground end of the first unit to be powered of each level is connected with the second power supply voltage input end of the first unit to be powered of the next level respectively, and thus providing each first unit to be powered with the second power supply voltages (VDD1, VDD2,. VDDN) through the second power supply voltage input ends respectively;
the input ends of N power supply units corresponding to the N first units to be powered and the N second units to be powered are connected to an external power supply (VCC), the output ends of the N power supply units are respectively connected to the first power supply voltage input ends of the corresponding first units to be powered and the corresponding second units to be powered, so that first power supply voltages (VDDQ1, VDDQ2,. the.VDDQN) are respectively provided for the connected first units to be powered and the connected second units to be powered through the first power supply voltage input ends, wherein N is an integer larger than 1.
In some embodiments, the first supply voltage VDDQ and the second supply voltage VDD are two large current main power supplies in the CPU/GPU computing architecture, VDDQ may be up to 12A and VDD may be up to 20A. The first power voltage VDDQ is greater than the second power voltage VDD, for example, the first power voltage VDDQ may be 1.5V, and the second power voltage VDD may be 0.8V.
In some embodiments, the power supply unit may be generally implemented with a DC-DC module. The first unit to be powered may include a CPU chip, a GPU chip, an application specific integrated circuit ASIC chip, etc., and the second unit to be powered may include a DDR memory unit, etc. In some embodiments, the number of first and second units to be powered per stage may be extended to a plurality in parallel.
In the embodiment of the invention, the VDD with the largest current in the two large-current main power supplies is used as the main path of the series power supply of the unit to be powered, and the VDDQ power supply voltage of the unit to be powered at the same level is generated by performing direct-current voltage conversion at each level through the external power supply.
Fig. 20 is a schematic structural diagram of a seventh embodiment of the series power supply method of the present invention. As shown in fig. 20, the series power supply method according to the embodiment of the present invention includes:
connecting N units to be powered in series, wherein each unit to be powered is provided with a first power supply Voltage (VDDQ) input end, a second power supply Voltage (VDD) input end and a grounding end respectively, the second power supply voltage input end of the Nth-level unit to be powered is connected with a second power supply end (VDDN), the grounding end of the 1 st-level unit to be powered is connected with the ground (VSS), the grounding end of each level unit to be powered is connected with the second power supply voltage input end of the next-level unit to be powered, and therefore, the second power supply voltage (VDD1, VDD2, 35n) is provided for each unit to be powered through the second power supply voltage input end respectively;
the first power supply voltage input end of the Nth-stage unit to be powered is connected to the first power supply terminal (VDDQn), the first power supply voltage input ends of the rest N-1-stage units to be powered are respectively connected to the second power supply voltage input end of the last-stage unit to be powered, so that the first power supply voltage (VDDQ1, VDDQ 2.., VDDQN) is respectively provided for each unit to be powered through the first power supply voltage input end, wherein N is an integer larger than 1.
In some embodiments, the first supply voltage VDDQ and the second supply voltage VDD are two large current main power supplies in the CPU/GPU computing architecture, VDDQ may be up to 12A and VDD may be up to 20A. The first power voltage VDDQ is greater than the second power voltage VDD, for example, the first power voltage VDDQ may be 1.6V, and the second power voltage VDD may be 0.8V.
According to the embodiment of the invention, by utilizing the characteristic that the voltages of VDD and VDDQ are close to each other, the default of the voltage of VDDQ is set to 1.6V, VDD is used as a main path of series power supply of the unit to be powered, and the VDDQ power supply voltage of the unit to be powered at the current stage is generated by gradually using the voltage of VDD at the previous stage. Compared with the traditional series power supply method, the series power supply circuit provided by the embodiment of the invention improves the power conversion efficiency by about 5-10%, reduces the whole power supply current of the circuit and saves more material cost.
Fig. 21 is a schematic structural diagram of an eighth embodiment of the series power supply method of the present invention. As shown in fig. 21, the series power supply method according to the embodiment of the present invention includes:
respectively connecting N first units to be powered and N second units to be powered in series, wherein each first unit to be powered and each second unit to be powered are respectively provided with a first power supply Voltage (VDDQ) input end, a second power supply Voltage (VDD) input end and a grounding end, the second power supply Voltage (VDD) input ends of the first unit to be powered and the second unit to be powered of the same stage are connected in parallel, the grounding ends are connected in parallel, the second power supply voltage input ends of the first unit to be powered and the second unit to be powered of the Nth stage are connected with a second power supply terminal (VDDN), the grounding ends of the first unit to be powered and the second unit to be powered of the 1 st stage are connected with ground (VSS), the grounding ends of the first unit to be powered and the second unit to be powered of each stage are respectively connected with the second power supply voltage input ends of the first unit to be powered and the second unit to be powered of the next stage, and thus respectively providing the second power supply voltage to each first unit to be powered and each second unit to Two supply voltages (VDD1, VDD 2.., VDDn);
the first power supply voltage input ends of the first to-be-supplied unit and the second to-be-supplied unit of the Nth level are connected to the first power supply end (VDDQn), the first power supply voltage input ends of the other first to-be-supplied units of the N-1 level and the second to-be-supplied unit of the N-1 level are respectively connected to the second power supply voltage input ends of the first to-be-supplied unit and the second to-be-supplied unit of the previous level, so that the first power supply voltage (VDDQ1, VDDQ2, VDDQQn) is respectively provided for each first to-be-supplied unit and each second to-be-supplied unit through the first power supply voltage input ends, wherein N is an integer larger than.
In some embodiments, the first supply voltage VDDQ and the second supply voltage VDD are two large current main power supplies in the CPU/GPU computing architecture, VDDQ may be up to 12A and VDD may be up to 20A. The first power voltage VDDQ is greater than the second power voltage VDD, for example, the first power voltage VDDQ may be 1.6V, and the second power voltage VDD may be 0.8V.
In some embodiments, the first and second units to be powered may include CPU chips, GPU chips, application specific integrated circuit ASIC chips, and the like. In some embodiments, the number of first and second units to be powered per stage may be extended to a plurality in parallel.
According to the embodiment of the invention, by utilizing the characteristic that the voltages of VDD and VDDQ are close to each other, the default of the voltage of VDDQ is set to 1.6V, VDD is used as a main path of series power supply of the unit to be powered, and the VDDQ power supply voltage of the unit to be powered at the current stage is generated by gradually using the voltage of VDD at the previous stage. Compared with the traditional series power supply method, the series power supply circuit provided by the embodiment of the invention improves the power conversion efficiency by about 5-10%, reduces the whole power supply current of the circuit and saves more material cost.
Fig. 22 is a schematic structural diagram of a ninth embodiment of the series power supply method of the present invention. As shown in fig. 22, the series power supply method according to the embodiment of the present invention includes:
connecting N first units to be powered in series, connecting N second units to be powered in common with the first units to be powered of the same level respectively, wherein each first unit to be powered has a first power supply Voltage (VDDQ) input end, a second power supply Voltage (VDD) input end and a ground end, each second unit to be powered has a first power supply Voltage (VDDQ) input end and a ground end, the second power supply voltage input end of the Nth-level first unit to be powered is connected with a second power supply end (VDDN), the ground end of the 1 st-level first unit to be powered is connected with the ground (VSS), the ground end of the first unit to be powered of each level is connected with the second power supply voltage input end of the first unit to be powered of the next level respectively, and thus providing each first unit to be powered with the second power supply voltages (VDD1, VDD2,. VDDN) through the second power supply voltage input ends respectively;
the first power supply voltage input ends of the first to-be-supplied unit and the second to-be-supplied unit of the Nth level are connected to a first power supply end (VDDQn), and the first power supply voltage input ends of the first to-be-supplied unit and the second to-be-supplied unit of the other N-1 level are respectively connected to a second power supply voltage input end of the first to-be-supplied unit of the previous level, so that a first power supply voltage (VDDQ1, VDDQ 2.., VDDQn) is respectively provided for each of the first to-be-supplied unit and the second to-be-supplied unit through the first power supply voltage input ends, wherein N is an integer larger than 1.
In some embodiments, the first supply voltage VDDQ and the second supply voltage VDD are two large current main power supplies in the CPU/GPU computing architecture, VDDQ may be up to 12A and VDD may be up to 20A. The first power voltage VDDQ is greater than the second power voltage VDD, for example, the first power voltage VDDQ may be 1.6V, and the second power voltage VDD may be 0.8V.
In some embodiments, the first unit to be powered may include a CPU chip, a GPU chip, an application specific integrated circuit ASIC chip, or the like, and the second unit to be powered may include a DDR memory unit, or the like. In some embodiments, the number of first and second units to be powered per stage may be extended to a plurality in parallel.
According to the embodiment of the invention, by utilizing the characteristic that the voltages of VDD and VDDQ are close to each other, the default of the voltage of VDDQ is set to 1.6V, VDD is used as a main path of series power supply of the unit to be powered, and the VDDQ power supply voltage of the unit to be powered at the current stage is generated by gradually using the voltage of VDD at the previous stage. Compared with the traditional series power supply method, the series power supply circuit provided by the embodiment of the invention improves the power conversion efficiency by about 5-10%, reduces the whole power supply current of the circuit and saves more material cost.
In some embodiments, the above-mentioned serial power supply method further includes connecting a level conversion unit in series between two adjacent to-be-supplied units, respectively, for performing signal level conversion between the two connected to-be-supplied units.
FIG. 23 is a block diagram of one embodiment of a computing device of the present invention. As shown in fig. 23, the computing device of the present invention includes the series power supply circuit of any one of the foregoing embodiments.
The above-mentioned embodiments are intended to illustrate the objects, technical solutions and advantages of the present invention in further detail, and it should be understood that the above-mentioned embodiments are only exemplary embodiments of the present invention, and are not intended to limit the present invention, and any modifications, equivalents, improvements and the like made within the spirit and principle of the present invention should be included in the protection scope of the present invention.
Claims (19)
1. A series power supply circuit, characterized in that the series power supply circuit comprises:
the power supply system comprises N units to be powered which are connected in series, wherein each unit to be powered is provided with a first power supply voltage input end, a second power supply voltage input end and a grounding end respectively;
the first power supply voltage input end of the Nth stage unit to be powered is connected to the first power supply end, the first power supply voltage input ends of the rest N-1 stage units to be powered are respectively connected to the second power supply voltage input end of the last stage unit to be powered, so that the first power supply voltage is respectively provided for each unit to be powered through the first power supply voltage input ends, wherein N is an integer larger than 1.
2. The series supply circuit of claim 1, wherein the first supply voltage is greater than the second supply voltage.
3. The series power supply circuit according to claim 1 or 2, wherein a level shift unit is connected in series between two adjacent units to be powered in the series power supply circuit, and the level shift unit is configured to perform signal level shift between two connected units to be powered.
4. A series power supply circuit, characterized in that the series power supply circuit comprises:
n first units to be powered and N second units to be powered which are connected in series, wherein each first unit to be powered and each second unit to be powered are respectively provided with a first power supply voltage input end, a second power supply voltage input end and a grounding end, the second power supply voltage input ends of the first unit to be powered and the second unit to be powered of the same stage are connected in parallel, the grounding ends are connected in parallel, the second power supply voltage input ends of the first unit to be powered and the second unit to be powered of the Nth stage are connected with a second power supply end, the grounding ends of the first unit to be powered and the second unit to be powered of the 1 st stage are connected with the ground, the grounding ends of the first unit to be powered and the second unit to be powered of each stage are respectively connected with the second power supply voltage input ends of the first unit to be powered and the second unit to be powered of the next stage, thereby providing a second supply voltage to each of the first unit to be powered and the second unit to be powered via the second supply voltage input terminal, respectively;
first power supply voltage input ends of the Nth-stage first to-be-supplied unit and the second to-be-supplied unit are connected to a first power supply end, and first power supply voltage input ends of the rest N-1-stage first to-be-supplied units and the second to-be-supplied units are respectively connected to second power supply voltage input ends of the previous-stage first to-be-supplied unit and the second to-be-supplied unit, so that first power supply voltage is respectively provided for each first to-be-supplied unit and each second to-be-supplied unit through the first power supply voltage input ends, wherein N is an integer larger than 1.
5. The series supply circuit of claim 4, wherein the first supply voltage is greater than the second supply voltage.
6. The series power supply circuit according to claim 4 or 5, wherein a level shift unit is connected in series between two adjacent units to be powered in the series power supply circuit, and the level shift unit is configured to perform signal level shift between two connected units to be powered.
7. A series power supply circuit, characterized in that the series power supply circuit comprises:
the power supply device comprises N first units to be supplied and N second units to be supplied, wherein each first unit to be supplied is provided with a first power supply voltage input end, a second power supply voltage input end and a grounding end, each second unit to be supplied is provided with a first power supply voltage input end and a grounding end, the first unit to be supplied and the grounding end of the second unit to be supplied at the same stage are connected, the second power supply voltage input end of the first unit to be supplied at the Nth stage is connected with a second power supply end, the grounding end of the first unit to be supplied at the 1 st stage is connected with the ground, the grounding end of the first unit to be supplied at each stage is respectively connected with the second power supply voltage input end of the first unit to be supplied at the next stage, and therefore, the second power supply voltage is respectively supplied to each first unit to be supplied through the;
the first power supply voltage input ends of the Nth-stage first to-be-supplied unit and the second to-be-supplied unit are connected to the first power supply end, the first power supply voltage input ends of the rest N-1-stage first to-be-supplied units and the second to-be-supplied units are respectively connected to the second power supply voltage input end of the last-stage first to-be-supplied unit, so that first power supply voltage is respectively provided for each first to-be-supplied unit and each second to-be-supplied unit through the first power supply voltage input ends, wherein N is an integer larger than 1.
8. The series supply circuit of claim 7, wherein the first supply voltage is greater than the second supply voltage.
9. The series power supply circuit according to claim 7 or 8, wherein a level shift unit is connected in series between two adjacent units to be powered in the series power supply circuit, and the level shift unit is configured to perform signal level shift between two connected units to be powered.
10. A method of supplying power in series, the method comprising:
connecting N units to be powered in series, wherein each unit to be powered is provided with a first power supply voltage input end, a second power supply voltage input end and a grounding end respectively, the second power supply voltage input end of the Nth-level unit to be powered is connected with a second power supply end, the grounding end of the 1 st-level unit to be powered is connected with the ground, the grounding end of each level of unit to be powered is connected with the second power supply voltage input end of the next-level unit to be powered, and therefore, the second power supply voltage is provided for each unit to be powered through the second power supply voltage input end;
and connecting the first power supply voltage input end of the Nth-stage unit to be powered to the first power supply end, and respectively connecting the first power supply voltage input ends of the rest N-1-stage units to be powered to the second power supply voltage input end of the last-stage unit to be powered, so as to respectively provide first power supply voltage for each unit to be powered through the first power supply voltage input end, wherein N is an integer greater than 1.
11. The series powering method according to claim 10, wherein the first power supply voltage is greater than the second power supply voltage.
12. The series power supply method according to claim 10 or 11, further comprising connecting a level conversion unit in series between two adjacent power supply units, respectively, for performing signal level conversion between the two connected power supply units.
13. A method of supplying power in series, the method comprising:
respectively connecting N first units to be powered and N second units to be powered in series, wherein each first unit to be powered and each second unit to be powered are respectively provided with a first power supply voltage input end, a second power supply voltage input end and a grounding end, the first power supply voltage input ends of the first unit to be powered and the second unit to be powered of the same stage are connected in parallel, the grounding ends are connected in parallel, the second power supply voltage input ends of the first unit to be powered and the second unit to be powered of the Nth stage are connected with a second power supply end, the grounding ends of the first unit to be powered and the second unit to be powered of the 1 st stage are connected with the ground, the grounding ends of the first unit to be powered and the second unit to be powered of each stage are respectively connected with the second power supply voltage input ends of the first unit to be powered and the second unit to be powered of the next stage, thereby providing a second supply voltage to each of the first unit to be powered and the second unit to be powered via the second supply voltage input terminal, respectively;
the first power supply voltage input ends of the Nth-stage first to-be-supplied unit and the second to-be-supplied unit are connected to the first power supply end, the first power supply voltage input ends of the rest N-1-stage first to-be-supplied units and the second to-be-supplied units are respectively connected to the second power supply voltage input ends of the previous-stage first to-be-supplied unit and the second to-be-supplied unit, so that first power supply voltage is respectively provided for each first to-be-supplied unit and each second to-be-supplied unit through the first power supply voltage input ends, wherein N is an integer larger than 1.
14. The series powering method according to claim 13, wherein the first power supply voltage is greater than the second power supply voltage.
15. The series power supply method according to claim 13 or 14, further comprising connecting a level shift unit in series between two adjacent power supply units, respectively, for performing signal level shift between the two connected power supply units.
16. A method of supplying power in series, the method comprising:
connecting N first units to be powered in series, connecting N second units to be powered with the same level of the first units to be powered in common respectively, wherein each first unit to be powered is provided with a first power supply voltage input end, a second power supply voltage input end and a grounding end, each second unit to be powered is provided with a first power supply voltage input end and a grounding end, the second power supply voltage input end of the Nth level of the first unit to be powered is connected with a second power supply end, the grounding end of the 1 st level of the first unit to be powered is connected with the grounding end, the grounding end of the first unit to be powered of each level is connected with the second power supply voltage input end of the first unit to be powered of the next level respectively, and thus, the second power supply voltage is provided for each first unit to be powered through the second power supply voltage input;
the first power supply voltage input ends of the Nth-stage first to-be-supplied unit and the second to-be-supplied unit are connected to the first power supply end, the first power supply voltage input ends of the rest N-1-stage first to-be-supplied units and the second to-be-supplied units are respectively connected to the second power supply voltage input end of the last-stage first to-be-supplied unit, so that first power supply voltage is respectively provided for each first to-be-supplied unit and each second to-be-supplied unit through the first power supply voltage input ends, wherein N is an integer larger than 1.
17. The series powering method according to claim 16, wherein the first power supply voltage is greater than the second power supply voltage.
18. The series power supply method according to claim 16 or 17, further comprising connecting a level shift unit in series between two adjacent power supply units, respectively, for performing signal level shift between the two connected power supply units.
19. A computing device, characterized in that it comprises a series power supply circuit according to any of claims 1-9.
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201711402301.7A CN109951066B (en) | 2017-12-21 | 2017-12-21 | Series power supply circuit, method and computing equipment |
CN201880002357.XA CN109874314B (en) | 2017-12-21 | 2018-10-26 | Series power supply circuit, system and method |
PCT/CN2018/112023 WO2019119965A1 (en) | 2017-12-21 | 2018-10-26 | Serial power supply circuit, system and method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201711402301.7A CN109951066B (en) | 2017-12-21 | 2017-12-21 | Series power supply circuit, method and computing equipment |
Publications (2)
Publication Number | Publication Date |
---|---|
CN109951066A CN109951066A (en) | 2019-06-28 |
CN109951066B true CN109951066B (en) | 2021-01-29 |
Family
ID=66993067
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201711402301.7A Active CN109951066B (en) | 2017-12-21 | 2017-12-21 | Series power supply circuit, method and computing equipment |
Country Status (2)
Country | Link |
---|---|
CN (1) | CN109951066B (en) |
WO (1) | WO2019119965A1 (en) |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN105045364A (en) * | 2015-07-21 | 2015-11-11 | 北京比特大陆科技有限公司 | Serial power supply circuit, virtual digital coin mining machine and computer server |
CN206147513U (en) * | 2016-08-04 | 2017-05-03 | 深圳中电长城信息安全***有限公司 | Computer and microprocessor's power supply circuit thereof |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04200268A (en) * | 1990-11-29 | 1992-07-21 | Mitsubishi Electric Corp | Step-down chopper circuit |
JPH07239734A (en) * | 1994-02-28 | 1995-09-12 | Toshiba Corp | Information processor which can be driven by battery |
CN2601480Y (en) * | 2003-01-02 | 2004-01-28 | 曾郑刚 | Separated load series power supply circuit |
CN102609066A (en) * | 2011-01-20 | 2012-07-25 | 鸿富锦精密工业(深圳)有限公司 | Multiphase power supply circuit |
CN106249834A (en) * | 2016-07-29 | 2016-12-21 | 北京比特大陆科技有限公司 | Power supply circuits, virtual digit coin dig ore deposit machine and computer server |
CN206523836U (en) * | 2016-12-16 | 2017-09-26 | 算丰科技(北京)有限公司 | Series-fed chip and system |
CN107145208A (en) * | 2017-06-20 | 2017-09-08 | 算丰科技(北京)有限公司 | Plural serial stage power supply circuit, method, device, digging ore deposit machine and server |
-
2017
- 2017-12-21 CN CN201711402301.7A patent/CN109951066B/en active Active
-
2018
- 2018-10-26 WO PCT/CN2018/112023 patent/WO2019119965A1/en active Application Filing
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN105045364A (en) * | 2015-07-21 | 2015-11-11 | 北京比特大陆科技有限公司 | Serial power supply circuit, virtual digital coin mining machine and computer server |
CN206147513U (en) * | 2016-08-04 | 2017-05-03 | 深圳中电长城信息安全***有限公司 | Computer and microprocessor's power supply circuit thereof |
Also Published As
Publication number | Publication date |
---|---|
CN109951066A (en) | 2019-06-28 |
WO2019119965A1 (en) | 2019-06-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN103246209B (en) | Power management system | |
CN102622024A (en) | level conversion circuit | |
CN109951068B (en) | Series power supply circuit, method and computing equipment | |
CN109951067B (en) | Series power supply circuit, method and computing equipment | |
US8947149B1 (en) | Stacked clock distribution for low power devices | |
CN109874314B (en) | Series power supply circuit, system and method | |
CN109951066B (en) | Series power supply circuit, method and computing equipment | |
CN100350744C (en) | Driver circuit and system including driver circuit | |
CN110502092A (en) | Power supply circuit and electronic equipment | |
CN115622553A (en) | Level conversion circuit and level conversion method | |
CN102263543B (en) | Charge pump clock generation circuit | |
US9431910B1 (en) | Energy recycling system and recycling method thereof | |
CN102213994A (en) | Energy-saving circuit for main board | |
CN207339648U (en) | A kind of voltage conversion circuit for Internet of Things single-site data acquisition | |
CN201797494U (en) | Output signal conditioning circuit | |
CN102023671A (en) | Power supply configuration method and power supply configuration structure | |
CN100405252C (en) | Conversion circuit of clock signal | |
US20120324247A1 (en) | Power supply circuit for cpu | |
US8547772B2 (en) | Memory power supply circuit | |
CN205384546U (en) | Embedded computer support plate | |
CN109874315A (en) | Series-fed circuit, system and method | |
CN201029011Y (en) | Power supply circuit | |
CN211403380U (en) | Power supply adaptation circuit for notebook computer | |
CN218676023U (en) | Parallel data-to-SSI serial output system | |
US20230297150A1 (en) | Chip power supply circuit and electronic device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |