CN109933827A - Time delays estimate computing device - Google Patents
Time delays estimate computing device Download PDFInfo
- Publication number
- CN109933827A CN109933827A CN201711369787.9A CN201711369787A CN109933827A CN 109933827 A CN109933827 A CN 109933827A CN 201711369787 A CN201711369787 A CN 201711369787A CN 109933827 A CN109933827 A CN 109933827A
- Authority
- CN
- China
- Prior art keywords
- delay
- filter
- computing device
- time delays
- correlation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Filters That Use Time-Delay Elements (AREA)
Abstract
Time delays, which are estimated computing device and belonged to, estimates calculating technical field more particularly to a kind of time delays estimate computing device.The present invention provides a kind of stability and the time delays of high reliablity estimate computing device.The present invention includes arithmetic element, structural feature arithmetic element include filter cell, delay multiplication unit, it is cumulative and with correlation comparing unit；Filter cell is made of low-pass filter, the function filter of realization T/2 delay and delayer；Delay multiplication unit is made of shift register and complex multiplier, realizes that the multiplication in two-way input signal different delays amount relevant calculation calculates.
Description
Technical field
The invention belongs to estimate calculating technical field more particularly to a kind of time delays to estimate computing device.
Background technique
It is to predict that general procedure relaying establishes the indispensable step after prediction model that prediction, which calculates, is to generate prediction
As a result concrete ways, directly affect prediction result.According to different measurement environment, measurement request and characteristics of signals,
There is different types of delay time estimation method respectively, the delay time estimation method being typically used for has correlation method, phase spectrometry, crosspower spectrum
Method, self-adaptive routing, High order statistics, Hilbert method etc..Self-adaptive routing can track by adjusting inherent parameters
Dynamic delay, but under low signal-to-noise ratio environment, there are the peak value of inclined wiener solution deep fades affected by noise, so that Adaptable System
The probability for prolonging estimation when the error occurs greatly increases.High-order statistic method receives signal, estimation essence using high-order statistic processing
Degree is high, and error is small, but calculation amount is larger, it tends to be difficult to meet the requirement of real-time system.Phase spectrometry is by phase function pair
Time delay is estimated that time delay D shows as the phase function of power spectral density function, the method by Fourier transformation on frequency domain
The problem of being usually present phase-wrapping in phase information extraction.Time Delay Estimation Method based on Hilbert transform utilizes Martin Hilb
The operation that spy's transformation can will test correlation function peak value is changed into corresponding zero passage detection, and easy to operate, estimating speed is very fast,
But with the reduction of signal-to-noise ratio, estimate that performance also declines therewith.Cross-power spectrum method can be found between precision and calculation amount
One suitable equalization point, but its performance sharply declines with the enhancing of reduction and the reverberation of signal-to-noise ratio.
Summary of the invention
The present invention addresses the above problem, and the time delays for providing a kind of stability and high reliablity estimate calculating dress
It sets.
To achieve the above object, the present invention adopts the following technical scheme that, the present invention includes arithmetic element, structural feature fortune
Calculate unit include filter cell, delay multiplication unit, it is cumulative and with correlation comparing unit.
Filter cell is made of low-pass filter, the function filter of realization T/2 delay and delayer.
Delay multiplication unit is made of shift register and complex multiplier, realizes two-way input signal different delays amount phase
The multiplication closed in calculating calculates.
It adds up and with correlation comparing unit: realizing the cumulative meter in two-way input signal different delays amount relevant calculation
It calculates, finds out maximum related value and export, the delay inequality of two paths of signals is determined by the position of maximum related value.
As a preferred embodiment, filter cell input two-way of the present invention has signal a, b of delay inequality, passes through first
It crosses low-pass filter to be filtered, filters out out-of-band noise；The road b signal after wave filter is using function filter, with reality
The delay of existing T/2；Low-pass filter and function filter are FIR type, all use IP kernel；Believed in Matlab according to transmission
Number waveform obtains the impulse response of filter, then is normalized, and the parameter list of FIR filter is imported into after converted
In；An effective indication signal of data is provided in IP kernel.
As another preferred embodiment, delay multiplication unit of the present invention is to the relative time delay of two paths of signals positive and negative two
Sequence in a chip carries out related operation；Be not -4T to time delay difference, -3.5T ..., -0.5T, OT ,+0.5T ... ,+
3.5T ,+4T sequence between carry out related operation, 17 correlations of Ti2 are divided between being obtained.
In addition, it is of the present invention cumulative and certainly cumulative with each correlation progress of correlation comparing unit, when number reaches pre-
After gating limit value, then bit wide adjustment and mould square calculating are carried out, then more each mould square value, finds out maximum related value, will
Real part, imaginary part and the output of the position of appearance of correlation peak；One adaptive threshold is set and judges whether peak value is significant with this；If
Maximum related value is not above thresholding, then it is invalid to be judged to, and continues accumulation calculating, until relevant calculation number reaches next
Threshold value；The position that peak value occurs corresponds to correlator serial number.
Beneficial effect of the present invention.
By the present invention in that can estimate non-integer time delay under irrelevant ambient noise with function filter.Work as noise
When relatively low, the precision of time delay estimation just can be improved by the increase of data volume.
The present invention is able to achieve non-integral multiple delay, when can accurately be estimated under high s/n ratio using less data amount
Prolong, with the reduction of signal-to-noise ratio, estimate that performance is declined, as long as but under low signal-to-noise ratio environment data volume long enough, when
The performance of domain cross-correlation method is with regard to relatively stable and reliable.
Detailed description of the invention
In order to which the technical problems, technical solutions and beneficial effects solved by the present invention is more clearly understood, below in conjunction with
The drawings and the specific embodiments, the present invention will be described in further detail.It should be appreciated that specific embodiment party described herein
Formula is only used to explain the present invention, is not intended to limit the present invention.
Fig. 1 is filter cell structural schematic diagram of the present invention.
Fig. 2 be the present invention it is cumulative and with correlation comparing unit structural schematic diagram.
Specific embodiment
As shown, the present invention includes arithmetic element, arithmetic element includes filter cell, delay multiplication unit, adds up
With with correlation comparing unit.
Filter cell is made of low-pass filter, the function filter of realization T/2 delay and delayer.
Delay multiplication unit is made of shift register and complex multiplier, realizes two-way input signal different delays amount phase
The multiplication closed in calculating calculates.
It adds up and with correlation comparing unit: realizing the cumulative meter in two-way input signal different delays amount relevant calculation
It calculates, finds out maximum related value and export, the delay inequality of two paths of signals is determined by the position of maximum related value.
The filter cell input two-way has signal a, b of delay inequality, first passes around low-pass filter and is filtered, and filters
Except out-of-band noise；The road b signal after wave filter is using function filter, to realize the delay of T/2；Low-pass filter and
Function filter is FIR type, all uses IP kernel；It is rung in Matlab according to the impulse that transmission signal waveform obtains filter
It answers, then is normalized, imported into the parameter list of FIR filter after converted；A data are provided in IP kernel to be had
The indication signal of effect.
The delay multiplication unit carries out related fortune to sequence of the relative time delay of two paths of signals in positive and negative two chips
It calculates；Be not -4T between time delay difference, -3.5T ..., -0.5T, OT ,+0.5T ..., carry out related fortune the sequence of+3.5T ,+4T
It calculates, 17 correlations of Ti2 is divided between being obtained.
It is described cumulative and certainly cumulative with each correlation progress of correlation comparing unit, after number reaches predetermined threshold value,
Bit wide adjustment is carried out again and mould square calculates, and then more each mould square value, finds out maximum related value, by the reality of correlation peak
The position in portion, imaginary part and appearance exports；One adaptive threshold is set and judges whether peak value is significant with this；If maximum related value does not have
Thresholding is had more than, then it is invalid to be judged to, and continues accumulation calculating, until relevant calculation number reaches next threshold value；Peak value
The position of appearance corresponds to correlator serial number.
The signal of function filter keeps corresponding time relationship, and in addition two paths of signals needs to be prolonged accordingly by FIFO realization
When.Since function filter is a non-causal FIR filter, while realizing T/2 delay, there is also additional
Delay, the amount of delay (p/2-1, p are filter order) are related with the order of filter.Processing to the delay, using will be another
Outer two paths of signals realizes alignment by shift register.The order of function filter in design is 16 ranks, and bring is additional
Delay is 7T, but due to FIFO needs the delay of a T that can just sell data, so a, b two paths of signals only need each setting one 6
The shift register of grade.Signal effectively indicates after level-one is delayed as the data of shift register and Subordinate module.FIFO
Depth according to function filter processing delay maximum value determine.
Two kinds of implementations can be used in comparator part, parallel relatively and serially to compare.It is parallel to compare altogether by 5 grades of comparators
Composition, two paths of data are one group and are compared that biggish one group leaves simultaneously retention position, continue next stage and compare, at that time
When clock frequency is lower, 5 grades are compared and can be completed within a clock cycle.If clock frequency is higher, 5 grades of delays compared are opposite
When clock cycle is larger, needs to be inserted into register in centre, be realized using pipeline system.It serially is relatively not required to be grouped, every
Two neighboring mould squared results are compared under a clock, are successively carried out, and need to compare altogether 16 times, need 16 clocks complete
At comparing.
The above content is combine specific preferred embodiment to the further description of the invention made, and it cannot be said that originally
The specific implementation of invention is only limited to these instructions, for those of ordinary skill in the art to which the present invention belongs, not
Under the premise of being detached from present inventive concept, a number of simple deductions or replacements can also be made, all shall be regarded as belonging to the present invention and is mentioned
The protection scope that claims of friendship determine.
Claims (4)
1. time delays estimate computing device, including arithmetic element, it is characterised in that arithmetic element includes filter cell, delay
Multiplying unit, it is cumulative and with correlation comparing unit；
Filter cell is made of low-pass filter, the function filter of realization T/2 delay and delayer；
Delay multiplication unit is made of shift register and complex multiplier, realizes two-way input signal different delays amount correlometer
Multiplication in calculation calculates；
It adds up and with correlation comparing unit: realizing the accumulation calculating in two-way input signal different delays amount relevant calculation, look for
It maximum related value and exports out, the delay inequality of two paths of signals is determined by the position of maximum related value.
2. time delays estimate computing device according to claim 1, it is characterised in that the filter cell inputs two-way
There are signal a, b of delay inequality, first passes around low-pass filter and be filtered, filter out out-of-band noise；The road b letter after wave filter
Number using function filter, to realize the delay of T/2；Low-pass filter and function filter are FIR type, all use IP
Core；The impulse response of filter is obtained according to transmission signal waveform in Matlab, then is normalized, is led after converted
Enter into the parameter list of FIR filter；An effective indication signal of data is provided in IP kernel.
3. time delays estimate computing device according to claim 1, it is characterised in that the delay multiplication unit is to two-way
Sequence of the relative time delay of signal in positive and negative two chips carries out related operation；Be not -4T to time delay difference, -3.5T ..., -
0.5T, OT ,+0.5T ..., carry out related operation between the sequence of+3.5T ,+4T, 17 correlations of Ti2 are divided between being obtained.
4. time delays estimate computing device according to claim 1, it is characterised in that described to add up and compared with correlation
Each correlation of unit after number reaches predetermined threshold value, then carry out bit wide adjustment and mould square from adding up and calculate, then
More each mould square value, finds out maximum related value, and the real part of correlation peak, imaginary part and the position of appearance are exported；Setting one
A adaptive threshold judges whether peak value is significant with this；If maximum related value is not above thresholding, it is invalid to be judged to, and continues
Accumulation calculating, until relevant calculation number reaches next threshold value；The position that peak value occurs corresponds to correlator serial number.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201711369787.9A CN109933827A (en) | 2017-12-19 | 2017-12-19 | Time delays estimate computing device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201711369787.9A CN109933827A (en) | 2017-12-19 | 2017-12-19 | Time delays estimate computing device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN109933827A true CN109933827A (en) | 2019-06-25 |
Family
ID=66983087
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201711369787.9A Pending CN109933827A (en) | 2017-12-19 | 2017-12-19 | Time delays estimate computing device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN109933827A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112379178A (en) * | 2020-10-28 | 2021-02-19 | 国网安徽省电力有限公司合肥供电公司 | Method, system and storage medium for judging similarity of two waveforms with time delay |
| CN114785454A (en) * | 2022-03-31 | 2022-07-22 | 国网北京市电力公司 | Signal processing system and processing method |
-
2017
- 2017-12-19 CN CN201711369787.9A patent/CN109933827A/en active Pending
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112379178A (en) * | 2020-10-28 | 2021-02-19 | 国网安徽省电力有限公司合肥供电公司 | Method, system and storage medium for judging similarity of two waveforms with time delay |
| CN112379178B (en) * | 2020-10-28 | 2022-11-22 | 国网安徽省电力有限公司合肥供电公司 | Method, system and storage medium for judging similarity of two waveforms with time delay |
| CN114785454A (en) * | 2022-03-31 | 2022-07-22 | 国网北京市电力公司 | Signal processing system and processing method |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN104502899A (en) | Self-adaptive constant false alarm rate target detection method | |
| CN105785324B (en) | Linear frequency-modulated parameter estimating method based on MGCSTFT | |
| CN112737711B (en) | Broadband carrier detection method based on adaptive noise floor estimation | |
| CN107870316B (en) | It is a kind of based on the time difference calculate TDOA localization method, apparatus and system | |
| CN110138459A (en) | Sparse underwater sound orthogonal frequency division multiplexing channel estimation methods and device based on base tracking denoising | |
| CN109933827A (en) | Time delays estimate computing device | |
| CN112014810A (en) | Electronic reconnaissance signal parameter high-precision measurement method based on FPGA | |
| CN103199889B (en) | Field programmable gata array (FPGA) implementation method of iteration frequency domain anti-interference algorithm | |
| CN108900445A (en) | A kind of method and device of signal code rate estimation | |
| CN112689288A (en) | Radio frequency fingerprint extraction and identification method based on WANN | |
| WO2023093029A1 (en) | Wake-up word energy calculation method and system, and voice wake-up system and storage medium | |
| TWI575896B (en) | Signal Detection Method and Device | |
| Li et al. | Hardware implementation of symbol synchronization for underwater FSK | |
| CN113938368A (en) | LTE-V receiving end synchronization method and system based on FPGA | |
| CN103944605B (en) | A kind of signal-noise ratio estimation method for directly-enlarging system | |
| CN109359010B (en) | Method and system for obtaining internal transmission delay of storage module | |
| CN103312307A (en) | Clock frequency deviation detection method and device | |
| CN101605118A (en) | A kind of HF-VHF communication frame synchronization system and method | |
| CN102624418B (en) | Hydroacoustic biphase modulation direct sequence spread spectrum signal carrier frequency estimation method | |
| CN111092600B (en) | FPGA frequency doubling method based on phase superposition method | |
| CN118091711B (en) | GNSS generation type synchronous deception signal detection method | |
| Jing et al. | A New PU Perceptual Algorithm for Five Consecutive Sensing Items | |
| WO2016119397A1 (en) | Channel estimation method, device and computer storage medium | |
| CN101622611A (en) | High speed digital waveform identification using higher order statistical signal processing | |
| TW201820800A (en) | Time domain equalizer and control method thereof |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| WD01 | Invention patent application deemed withdrawn after publication | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20190625 |