CN109921667B - Virtual CPS-PWM control method of cascade multilevel digital power amplifier with asymmetric structure - Google Patents
Virtual CPS-PWM control method of cascade multilevel digital power amplifier with asymmetric structure Download PDFInfo
- Publication number
- CN109921667B CN109921667B CN201910212185.5A CN201910212185A CN109921667B CN 109921667 B CN109921667 B CN 109921667B CN 201910212185 A CN201910212185 A CN 201910212185A CN 109921667 B CN109921667 B CN 109921667B
- Authority
- CN
- China
- Prior art keywords
- power
- power unit
- output
- level
- voltage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Landscapes
- Amplifiers (AREA)
Abstract
The invention discloses a virtual CPS-PWM control method of a cascade multilevel digital power amplifier with an asymmetric structure, wherein cascade multilevel of the asymmetric structure isThe level digital power amplifier comprises N cascaded full-bridge power units, a constant direct current voltage source is connected in parallel to the direct current side of each full-bridge power unit, the alternating current output of each full-bridge power unit is connected with a load, and the direct current side voltage of the first (N-1) power units in the N cascaded full-bridge power units is set to be UdcThe voltage on the DC side of the Nth power unit is set to be Udc/3. The invention greatly increases the level number of the output voltage of the cascade multi-level digital power amplifier, improves the output harmonic characteristic of the digital power amplifier and improves the fidelity.
Description
Technical Field
The invention relates to the field of digital power amplifier control, in particular to a virtual CPS-PWM control method of a cascade multilevel digital power amplifier with an asymmetric structure.
Background
At sea, national defense sentinels are important barriers for maintaining national security, and China clearly points out that the bottleneck technology for breaking through a three-dimensional monitoring system of an ocean space and information transmission equipment is important, wherein a high-power electroacoustic transducer system is taken as a main research direction, and the core of the electroacoustic transducer system is a digital power amplifier. With the great improvement of the voltage grade and the power grade of the power electronic equipment, the cascaded multi-level digital power amplifier applied to high-voltage and high-power occasions receives wide attention of the industry and the academia, and develops rapidly at home and abroad. The cascaded multi-level digital power amplifier is more suitable for high-power application occasions, has the advantages of high modularization, easiness in expansion, high redundancy and low output harmonic distortion rate, each power unit has an independent direct-current voltage source, the capacitor voltage of each power unit does not need to be balanced and controlled, the direct series connection of switching devices is avoided by the design scheme of the series connection of the multi-power units, the contradiction between the grade of each power device and the grade of a high-voltage power grid system is solved, and the application development of the digital power amplifier in a high-voltage high-power electroacoustic transducer system is promoted. The most important performance of the digital power amplifier is the output harmonic characteristic, the fidelity of the digital power amplifier can be improved by improving the harmonic characteristic, and the magnitude of the output harmonic distortion rate is directly influenced by increasing the number of output levels. The direct factor influencing the output voltage level number is the modulation technology of a digital power amplifier, at present, level approximation modulation (NLM) and carrier phase shift pulse width modulation (CPS-PWM) are widely applied in the field of manufacturing of cascaded multi-level digital power amplifier equipment, the level approximation modulation (NLM) is used for approximately modulating sine waves by utilizing step waves, and the carrier phase shift pulse width modulation (CPS-PWM) is used for realizing the reproduction of sine waves by comparing sine modulation signals and a plurality of carrier signals and superposing pulse signals. Therefore, on the premise of not increasing the number of cascaded power units, if the number of output levels can be further increased on the basis of CPS-PWM modulation, the method has important engineering reference significance for developing the cascaded multi-level digital power amplifier.
Disclosure of Invention
The invention aims to provide a virtual CPS-PWM control method of a cascade multilevel digital power amplifier with an asymmetric structure, which increases the level number of output voltage and reduces harmonic distortion rate by increasing the output level number under the condition of keeping the number of cascade power units unchanged.
In order to solve the technical problems, the technical scheme adopted by the invention is as follows: a virtual CPS-PWM control method for cascade multilevel digital power amplifier with asymmetric structure includes N cascade full bridge power units, each power unit has a DC side connected in parallel with a constant DC voltage source, the AC output of each power unit is connected with load, and the DC side voltage of the first (N-1) power units in the cascade N power units is set as UdcThe voltage on the DC side of the Nth power unit is set to be UdcA/3; the method comprises the following steps:
1) normalizing the output voltage, and collecting the output voltage of each power unit as u in the first (N-1) cascaded power unitsciWith { +1, -1, 0}, the range of the cascade output voltage is denoted ucN-1∈[-(N-1),(N-1)],ucN-1The voltage value corresponding to each level of (1); the set of the output voltages of the Nth power unit is ucN={+1/3,-1/3,0},ucN1/3 for each level; the total output voltage of the cascaded multi-level digital power amplifier with the asymmetric structure can be expressed as: u. ofo=ucN-1+ucN;
2) The cascade output voltage u of the first (N-1) power unitscN-1And the Nth power unit output voltage ucNThe voltage value of each level is unified to 1/3, the output level number of the cascade multi-level digital power amplifier with the asymmetrical structure is 6N-3, and the level variation range is [ - (3N-2), (3N-2)]Calculating to obtain the number of cascade power units required under a corresponding traditional carrier phase-shift pulse width modulation mode (CPS-PWM) to be 3N-2, equivalently regarding the cascade multilevel digital power amplifier with an asymmetric structure as being formed by cascading 3N-2 virtual full-bridge power units, wherein the direct-current side voltage value of each virtual power unit is 1/3;
3) respectively comparing the modulation signal with 3N-2 carrier signals to obtain output switch signals of 3N-2 virtual power units by adopting 3N-2 carrier generators with phase shift angles of pi/(3N-2) in sequence, and superposing the output switch signals to obtain output voltage u containing 6N-3 levelsoThe value range is uo∈[-(3N-2)/3,(3N-2)/3];
4) According to the relation u between the output voltage of the power amplifier and the output voltage of the first (N-1) power units and the output voltage of the Nth power unito=ucN-1+ucNIn ucNSelecting a suitable output voltage value from the set of ucN-1Is an integer according to the voltage value u at that timecN-1And ucNThe first (N-1) power units and the Nth power unit are matchedAnd setting a switch signal.
The invention sets N full-bridge sub-module cascades, and sets the direct-current side voltage of the front (N-1) sub-module as UdcThe voltage on the DC side of the Nth sub-module is set to be UdcDesigning a cascaded multi-level digital power amplifier with an asymmetric direct-current side voltage structure; the output voltage value of the asymmetric structure is equivalently obtained by utilizing the modulation principle of the traditional CPS-PWM, and U is converted into the output voltage value of the asymmetric structure through reasonably configuring the switching signals of the sub-modulesdcThe voltage value of/3 is superposed on the output voltage of the front (N-1) sub-module, so that the output voltage generates more levels, and the number of output levels is increased.
The voltage class of the switching device of the nth power cell is 1/3 of the voltage class of the switching device of the first (N-1) power cell.
Multilevel output voltage uo=(N-1)ur+ur/3=(N-2/3)ur(ii) a Wherein u isrIs a modulated signal.
Output voltage u of 6N-3 leveloThe calculation formula of (2) is as follows:uo∈[-(3N-2)/3,(3N-2)/3];Hioutput switching signals of the virtual full-bridge power unit; n' is the number of virtual full bridge power cells.
The specific implementation process for configuring the switching signals for the first (N-1) power units and the nth power unit includes: according to the output voltage uoThe output voltage of the Nth power unit is in the set ucNThe values are respectively selected from { +1/3, -1/3, 0} to obtain the guarantee ucN-1=uo-ucNUnique u corresponding to integercNValue, if and only if ucNWhen +1/3, ucN-1=uo-ucNIs an integer, the number of output levels of the first (N-1) power units is ucN-11, of the first (N-1) power cells, u is configuredcN-1The switching signal of each power unit is +1 or-1, and the rest (N-1- | u) is configuredcN-1|) the switching signal of the power unit is 0, and the switching signal of the nth power unit is 1.
Compared with the prior art, the invention has the beneficial effects that: according to the invention, through setting different direct-current side voltage values of the power units, CPS-PWM modulation control is carried out by using the virtual power units on the premise of output level equivalence, so that the level number of the output voltage of the cascaded multi-level digital power amplifier is greatly increased on the premise of not increasing the number of the cascaded power units, the output harmonic characteristic of the digital power amplifier is improved, and the fidelity is improved.
Drawings
Fig. 1 is a block diagram of a cascaded multi-level digital power amplifier for use in an asymmetric architecture of the present invention.
Fig. 2 is a schematic diagram of a full bridge power unit according to an embodiment of the present invention.
Fig. 3 is a schematic diagram of a virtual CPS-PWM modulation scheme in accordance with one embodiment of the present invention.
Fig. 4 is an asymmetric level superposition scheme according to an embodiment of the present invention.
Detailed Description
Fig. 1 is a block diagram of a cascaded multi-level digital power amplifier in an asymmetric configuration. In the figure, the digital power amplifier is formed by cascading N full-bridge power units from 1# -N #, the output supplies power to a load, and each full-bridge power unit is provided with T1~T4The power switching device comprises four groups of power switching devices, and each group of power switching devices comprises an IGBT and an anti-parallel diode. The DC side capacitor voltage of the 1# to (N-1) # full bridge power unit is UdcThe DC side capacitor voltage of the Nth # full-bridge power unit is Udc/3。LfThe output filter inductor is used for filtering out higher harmonic components and ensuring that the cascaded multi-level digital power amplifier has better sinusoidal characteristic.
The method comprises the following steps:
1) for convenient calculation, the direct current side voltages of the N sub-modules are all divided by UdcThen the dc-side voltage of the first (N-1) sub-module can be normalized to 1, and the dc-side voltage of the nth sub-module can be normalized to 1/3; the output switching signals of the full-bridge sub-modules are +1, -1 and 0, respectively, so that in the first (N-1) sub-modules each oneSet of output voltages u of the submodulesciAnd the value range u of the total output voltage after the cascade connection of the front (N-1) sub-modulescN-1And a set u of nth sub-module output voltagescNCan be expressed as
2) Suppose the modulation signal is ur∈[-1,1]The modulation signal is expanded to the level grade of the number of the cascade modules, and the output voltage value u can be calculatedoIs shown as
uo=(N-1)ur+ur/3=(N-2/3)ur
Converting the modulated signal into a multi-level voltage u according to the condition that each level voltage value is 1/3oForm (d) found uoThe number of the levels is 6N-3, and if the number of the cascaded full-bridge sub-modules is N ' and the number of the output voltage levels is 2N ' +1 when the traditional CPS-PWM modulation mode is adopted, the relation between N and N ' should be satisfied if the output voltage reaches 6N-3 levels
N'=3N-2
On the premise of equivalent output level, N' substantially represents the number of virtual cascaded sub-modules under traditional CPS-PWM modulation when the asymmetric cascaded multi-level digital power amplifier contains N cascaded full-bridge sub-modules, and the dc-side voltage of each virtual sub-module is 1/3.
3) Modulating a cascade structure containing N' virtual full-bridge submodules by adopting a traditional CPS-PWM modulation mode, and modulating a modulation signal urRespectively comparing with N 'virtual carriers with phase shift angle pi/N' in sequence to obtain output switch signal H of virtual sub-modulei(i=1~N′)And superposing equivalent output voltage u of the cascade multi-level digital power amplifier with the asymmetric structureoIs shown as
uoIs 6N-3 level and has a value range of uo∈[-(3N-2)/3,(3N-2)/3]。
4) According to kirchhoff's voltage law, u can be obtainedcN-1、ucNAnd uoHave the circuit relationship between
uo=ucN-1+ucN
From step 3) u is obtainedoThe actual voltage value of (1) is an integer or a decimal number, in order to ensure ucN-1Is an integer, needs to be selected from the set ucNSelecting a suitable voltage value from { +1/3, -1/3, 0} such that ucN-1=uo-ucNThe output level conditions of the N full-bridge submodules can be determined, and corresponding driving pulse signals are distributed to realize the multi-level output effect. Suppose the output switch signals of N full-bridge submodules are Hi(i=1~N)And then:
when u iscNWhen equal to +1/3, (u) iso-ucN) Is an integer Q1The sum of the output switching signals of the first (N-1) sub-modules is Q1And the output switching value of the Nth module is +1, namely: h1+H2+…+HN-1=Q1,HN=+1;
When u iscNWhen is equal to-1/3, if (u)o-ucN) Is an integer Q2The sum of the output switching signals of the first (N-1) sub-modules is Q2The output switching value of the Nth module is-1, namely: h1+H2+…+HN-1=Q2,HN=-1;
When u iscNWhen equal to 0, if (u)o-ucN) Is an integer Q3The sum of the output switching signals of the first (N-1) sub-modules is Q3The output switching value of the nth module is 0, that is: h1+H2+…+HN-1=Q3,HN=0。
The switching signal of each full-bridge submodule can be obtained through the steps.
Fig. 2 is a working schematic diagram of a full-bridge power unit. Take the ith # full bridge power unit as an example, HiIndicating power cell output switching signals,LiAnd RiRespectively representing the switching signals of the left and right bridge arms in each power unit, the output switching signal can be represented as
When L isi=0,RiWhen 1, Hi=Li-Ri=-1;
When L isi=1,Ri1 or Li=0,RiWhen equal to 0, Hi=Li-Ri=0;
When L isi=1,RiWhen equal to 0, Hi=Li-Ri=+1。
Fig. 3 is a schematic diagram of virtual CPS-PWM modulation. Firstly, according to the number N of cascaded power units of the cascaded multi-level digital power amplifier with the asymmetric structure, the output voltage amplitude of the structure is obtained and expressed as:
since the voltage value corresponding to each level is 1/3, the total output level number is 6N-3, and when the traditional CPS-PWM modulation mode is adopted, the number N' of the virtual cascaded full-bridge power units corresponding to the level number can be calculated as
Modulating signal u according to the modulation principle of the traditional CPS-PWMrRespectively and N' virtual carriers u with sequential phase shift angle pi/Ncj(j=1~N′)And comparing, wherein the specific comparison process comprises the following steps: u. ofrAnd carrier ucjComparing to obtain a switching signal L of a left bridge arm of the power unitj,-urAnd carrier ucjComparing to obtain a switching signal R of a right bridge arm of the power unitjFinally, the output switch signals H of N' virtual power units are obtainedj(j=1~N′)And superposing equivalent output voltage u of the cascade multi-level digital power amplifier with the asymmetric structureoIs shown as
uoIs 6N-3 level, and has a value range of u as shown in the waveform of the multi-level voltage in FIG. 3o∈[-(3N-2)/3,(3N-2)/3]。
Fig. 4 is an asymmetric level superposition schematic. The first (N-1) cascaded power cells may generate a number of levels up to 2(N-1) +1, each level corresponding to a normalized voltage value of 1, as shown by the black step voltage waveform in FIG. 3. In order to superimpose the balanced number of levels, it is necessary to equally divide the level of each voltage value 1 into 1/3 voltage value levels on the basis of the output voltages of the first (N-1) cascaded power cells, and as shown by the black dotted line in fig. 3, the output voltage of the N # power cell is superimposed on the output voltages of the first (N-1) cascaded power cells, the number of output levels can be increased to 6N-3.
Claims (4)
1. A virtual CPS-PWM control method for cascade multilevel digital power amplifier with asymmetric structure includes N cascade full bridge power units, each power unit has a DC side connected in parallel with a constant DC voltage source, the AC output of each power unit is connected with load, and the DC side voltage of the first (N-1) power units in the cascade N power units is set as UdcThe voltage on the DC side of the Nth power unit is set to be UdcA/3; the method is characterized by comprising the following steps:
1) normalizing the output voltage, and collecting the output voltage of each power unit as u in the first (N-1) cascaded power unitsciWith { +1, -1, 0}, the range of the cascade output voltage is denoted ucN-1∈[-(N-1),(N-1)],ucN-1The voltage value corresponding to each level of (1); the set of the output voltages of the Nth power unit is ucN={+1/3,-1/3,0},ucN1/3 for each level; the total output voltage of the cascaded multi-level digital power amplifier with the asymmetric structure can be expressed as: u. ofo=ucN-1+ucN;
2) The cascade output voltage u of the first (N-1) power unitscN-1And the Nth power unit output voltage ucNThe voltage value of each level is unified to 1/3, the output level number of the cascade multi-level digital power amplifier with the asymmetrical structure is 6N-3, and the level variation range is [ - (3N-2), (3N-2)]Calculating to obtain the number of cascade power units required under the corresponding traditional carrier phase-shift pulse width modulation mode to be 3N-2, equivalently regarding the cascade multilevel digital power amplifier with an asymmetric structure as being formed by cascading 3N-2 virtual full-bridge power units, wherein the direct-current side voltage value of each virtual power unit is 1/3;
3) respectively comparing the modulation signal with 3N-2 carrier signals to obtain output switch signals of 3N-2 virtual power units by adopting 3N-2 carrier generators with phase shift angles of pi/(3N-2) in sequence, and superposing the output switch signals to obtain output voltage u containing 6N-3 levelsoThe value range is uo∈[-(3N-2)/3,(3N-2)/3];
4) According to the relation u between the output voltage of the power amplifier and the output voltage of the first (N-1) power units and the output voltage of the Nth power unito=ucN-1+ucNIn ucNSelecting a suitable output voltage value from the set of ucN-1Is an integer according to the voltage value u at that timecN-1And ucNConfiguring switching signals for the first (N-1) power units and the Nth power unit;
the specific implementation process for configuring the switching signals for the first (N-1) power units and the nth power unit includes: according to the output voltage uoThe output voltage of the Nth power unit is in the set ucNThe values are respectively selected from { +1/3, -1/3, 0} to obtain the guarantee ucN-1=uo-ucNUnique u corresponding to integercNValue, if and only if ucNWhen +1/3, ucN-1=uo-ucNIs an integer, the number of output levels of the first (N-1) power units is ucN-11, of the first (N-1) power cells, u is configuredcN-1The switching signal of each power unit is +1 or-1, and the rest (N-1- | u) is configuredcN-1|) the switching signal of the power unit is 0, and the switching signal of the nth power unit is 1.
2. The virtual CPS-PWM control method for cascaded multi-level digital power amplifiers with an asymmetric structure as claimed in claim 1, wherein the withstand voltage level of the switching device of the nth power unit is 1/3 of the withstand voltage level of the switching device of the previous (N-1) power unit.
3. The virtual CPS-PWM control method for cascaded multilevel digital power amplifiers with asymmetric structure as claimed in claim 1, characterized in that the multilevel output voltage u iso=(N-1)ur+ur/3=(N-2/3)ur(ii) a Wherein u isrIs a modulated signal.
4. The virtual CPS-PWM control method for cascaded multilevel digital power amplifiers with asymmetric structure as claimed in claim 1, characterized in that the output voltage u of 6N-3 leveloThe calculation formula of (2) is as follows:uo∈[-(3N-2)/3,(3N-2)/3];Hioutput switching signals of the virtual full-bridge power unit; n' is the number of virtual full bridge power cells.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201910212185.5A CN109921667B (en) | 2019-03-20 | 2019-03-20 | Virtual CPS-PWM control method of cascade multilevel digital power amplifier with asymmetric structure |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201910212185.5A CN109921667B (en) | 2019-03-20 | 2019-03-20 | Virtual CPS-PWM control method of cascade multilevel digital power amplifier with asymmetric structure |
Publications (2)
Publication Number | Publication Date |
---|---|
CN109921667A CN109921667A (en) | 2019-06-21 |
CN109921667B true CN109921667B (en) | 2021-02-09 |
Family
ID=66965836
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201910212185.5A Active CN109921667B (en) | 2019-03-20 | 2019-03-20 | Virtual CPS-PWM control method of cascade multilevel digital power amplifier with asymmetric structure |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN109921667B (en) |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN202145570U (en) * | 2011-06-15 | 2012-02-15 | 江苏省电力公司常州供电公司 | Phase current balancing device of line current asymmetric compensation of D-STATCOM |
JP2015035902A (en) * | 2013-08-09 | 2015-02-19 | 株式会社明電舎 | Multi-level power converting device |
CN105281332B (en) * | 2014-05-29 | 2017-12-26 | 株洲变流技术国家工程研究中心有限公司 | A kind of hybrid active electric filter and its control method of high-voltage chain type structure |
CN106357140B (en) * | 2016-08-29 | 2018-10-23 | 华东交通大学 | A kind of same phase laminated type SPWM pulse allocating methods applied to cascaded multilevel inverter |
CN108347190B (en) * | 2018-04-04 | 2020-03-24 | 湖南大学 | Rapid prediction method based on modular multilevel converter structure |
CN109347211B (en) * | 2018-09-07 | 2022-03-22 | 南京理工大学 | Asymmetric cascade multilevel hybrid energy storage control method |
-
2019
- 2019-03-20 CN CN201910212185.5A patent/CN109921667B/en active Active
Also Published As
Publication number | Publication date |
---|---|
CN109921667A (en) | 2019-06-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Song et al. | Cascaded multilevel inverter employing three-phase transformers and single DC input | |
Mali et al. | Performance comparison of two level inverter with classical multilevel inverter topologies | |
Deepa et al. | A study of comparative analysis of different PWM techniques | |
Azli et al. | Analysis on the performance of a three-phase cascaded H-bridge multilevel inverter | |
CN109149916A (en) | Modularization multi-level converter DC side pulsation of current suppressing method | |
CN104767365B (en) | T-shaped three level DC/AC converters DC voltage ripple compensation system and method | |
CN105186897A (en) | Nearest level control method for modularized multi-level converter | |
CN111490695B (en) | Single-stage low-voltage stress switch capacitance type multi-level inverter topology structure and level modulation method | |
CN113395007A (en) | Novel power equalization modulation method suitable for cascaded H-bridge multi-level inverter | |
CN103560654B (en) | Driving method of full bridge inverter and full bridge inverter | |
Dehedkar et al. | Simulation of Single Phase Cascaded H-Bridge Multilevel Inverters & THD Analysis | |
Wang et al. | Modular multilevel converter switching frequency harmonics analysis and suppression through cell voltage control | |
CN109921667B (en) | Virtual CPS-PWM control method of cascade multilevel digital power amplifier with asymmetric structure | |
Annamalai et al. | A new multi-level inverter with reduced number of switches based on modified H-bridge | |
CN114024459B (en) | Output harmonic optimization control method for modularized multi-level converter | |
CN112803808B (en) | Control method for reducing high-frequency pulsating current on direct current side of modular multilevel converter | |
Juyal et al. | Comparative harmonic analysis of Diode clamped multi-level inverter | |
Shanono et al. | Selective harmonic elimination (SHE) based 3-phase multilevel voltage source inverter (VSI) for standalone applications | |
Anand et al. | Experimental design and analysis of symmetrical and asymmetrical multilevel inverters | |
Agrawal et al. | Performance analysis of 7-level cascade H-bridge multilevel inverter with symmetrical & asymmetrical configuration | |
Babu et al. | Design of Modular Multi-Level Inverters by Using MATLAB | |
Qiu et al. | A phase-shift PWM based zero-sequence voltage injection method for neutral-point potential balance of five-level ANPC converters | |
Vinodkumar et al. | Modeling of new multilevel inverter topology with reduced number of power electronic components | |
Jamuna et al. | MSPWM & MTPWM techniques for asymmetric H-bridge multilevel inverter | |
Dewangan et al. | A Level-Increment Circuit for Multilevel Inverter Based on Cross-Connected Sources |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |