CN109787499A - The double SEPIC bucks of primary inductance modularization export the combined inverter of inverse parallel altogether - Google Patents
The double SEPIC bucks of primary inductance modularization export the combined inverter of inverse parallel altogether Download PDFInfo
- Publication number
- CN109787499A CN109787499A CN201910001431.2A CN201910001431A CN109787499A CN 109787499 A CN109787499 A CN 109787499A CN 201910001431 A CN201910001431 A CN 201910001431A CN 109787499 A CN109787499 A CN 109787499A
- Authority
- CN
- China
- Prior art keywords
- sepic
- output unit
- inverter
- inductance
- voltage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000004804 winding Methods 0.000 claims abstract description 15
- 239000003990 capacitor Substances 0.000 claims description 31
- 230000005611 electricity Effects 0.000 claims description 8
- 238000000034 method Methods 0.000 claims description 6
- 238000004519 manufacturing process Methods 0.000 abstract description 2
- 230000006837 decompression Effects 0.000 abstract 1
- 230000001939 inductive effect Effects 0.000 description 4
- 230000008878 coupling Effects 0.000 description 3
- 238000010168 coupling process Methods 0.000 description 3
- 238000005859 coupling reaction Methods 0.000 description 3
- 230000007423 decrease Effects 0.000 description 3
- 238000010586 diagram Methods 0.000 description 3
- 238000012423 maintenance Methods 0.000 description 3
- 238000006243 chemical reaction Methods 0.000 description 2
- 230000000295 complement effect Effects 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 1
- 238000011217 control strategy Methods 0.000 description 1
- 125000004122 cyclic group Chemical group 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 238000004146 energy storage Methods 0.000 description 1
- 238000003912 environmental pollution Methods 0.000 description 1
- 230000010355 oscillation Effects 0.000 description 1
- 230000009466 transformation Effects 0.000 description 1
Classifications
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
- Y02E10/00—Energy generation through renewable energy sources
- Y02E10/50—Photovoltaic [PV] energy
- Y02E10/56—Power conversion systems, e.g. maximum power point trackers
Landscapes
- Inverter Devices (AREA)
Abstract
The invention discloses a kind of double SEPIC bucks of primary inductance modularization altogether to export the combined inverter of inverse parallel, and two SEPIC converters share a common primary winding in the inverter, and, output inverse parallel in parallel by input is composed.By means of the stepping functions of SEPIC converter, realize single-stage buck inversion output, it can be worked normally within the scope of the wide input direct-current voltage below or above output AC voltage, each SEPIC converter exports half of sine wave, is combined into a complete sine wave.The inverter can realize boosting and decompression inversion, wide input voltage range has good adaptability to photovoltaic cell voltage change, and transfer efficiency is higher, and system is simple, can modularized production, it is at low cost, can be widely applied to grid-connected photovoltaic system.
Description
Technical field
The present invention relates to the inverters in a kind of electrical energy changer, and in particular to a kind of armature winding modularization altogether is double
SEPIC buck exports the combined inverter of inverse parallel, and SEPIC converter is also known as single-ended primary winding converter.
Background technique
In recent years, in order to cope with energy crisis and environmental pollution, the new energy such as solar energy, wind energy are widely applied.
The extraneous factors such as new energy climate, meteorology and environment are affected, it is meant that the voltage change range that it is exported is larger,
Ask inverter that can work normally in wide input voltage range.To solve the above-mentioned problems, traditional solar energy power generating
System mostly uses greatly two-stage type grid-connected photovoltaic inverter, which is mainly isolated DC/DC converter and rear class by preceding stage high frequency
Net side inverter is constituted, the boost in voltage for exporting photovoltaic array before generating electricity by way of merging two or more grid systems, then accesses net side inverter, but increased
Boost conversion circuit will lead to system structure complication, increase the volume and weight of complete machine, be unfavorable for the work of raising system
Efficiency.Single stage type inverter is more and more widely used in solar photovoltaic generation system, compared to two-stage type light
Gird-connected inverter is lied prostrate, single-stage inverter can preferably reduce the complexity of system, save cost, improve reliability.
Application No. is 2010105047364 double combined inverters of SEPIC buck output-parallel, utilize two
SEPIC converter composition a kind of single-stage inverter that can not only boost but also can be depressured, in input direct-current side voltage be higher than or
When lower than output AC voltage peak-to-peak value, such inverter remains to work normally, and has wider input voltage range；Using
The method of one circle control has stronger rejection ability to the fluctuation of input side voltage.But since entire inverter is one
Whole, any one device failure is both needed to integral replacing, maintenance complexity and higher cost in replacement；In addition, due to first
The input voltage value of SEPIC circuit and the 2nd SEPIC circuit is the half of external power supply voltage value, causes output voltage constant
When, external power supply voltage value is higher.
Application No. is the double SEPIC bucks of 2018110221615 modularization to export the combined inverter of inverse parallel, utilizes
A kind of modularization single-stage inverter that can not only boost but also can be depressured of two SEPIC converters composition, in input direct-current side
When voltage is higher or lower than output AC voltage peak-to-peak value, such inverter remains to work normally, and has wider input voltage
Range；Using the method for one circle control, there is stronger rejection ability to the fluctuation of input side voltage.But since inverter is adopted
With two independent primary inductances, volume is bigger, when especially for photovoltaic inversion occasion, SEPIC just organizing output unit and
SEPIC reverse group output unit is when realizing tracing maximum power of photovoltaic cell, when positive and negative two groups of output units switch, at the beginning of two
Grade inductor commutation, be easy to cause overtension to damage device.In addition, the first inductance and the second electricity in positive and negative two groups of output units
Sense is coupled respectively to independent magnetic core, needs two coupling inductances, volume is big, and inductance quantity is more.
Summary of the invention
In view of the above-mentioned problems, the present invention proposes a kind of double SEPIC buck output inverse parallel groups of primary inductance modularization altogether
Mould assembly inverter using two antiparallel connection types of SEPIC converter output terminal with common primary inductance, and is applied
Half cycle control strategy realizes single-stage DC/AC inversion.Double SEPIC single-stage inverters of half cycle control, operating current only pass through individually
SEPIC translation circuit, the device flowed through is few, is conducive to improve conversion efficiency.
To solve the above problems, the technical scheme adopted by the invention is as follows: the double SEPIC bucks of primary inductance modularization are defeated altogether
The combined inverter of inverse parallel out, including input parallel circuit unit, SEPIC are just organizing output unit and the output of SEPIC reverse group is single
Member；Inputting parallel circuit unit includes power supply and common primary inductance, and one end of common primary inductance connects to power supply, the other end
The anode that the first power diode in output unit and SEPIC reverse group output unit is just being organized with SEPIC is connect；SEPIC is just organizing defeated
Out in unit, the cathode of the first power diode connects the collector of modulation power switch tube and one end of capacitor, and modulation is diligent
The emitter of rate switching tube connects the cathode of power supply, selects the emitter of universal power switching tube and one end of the first inductance, capacitor
The other end of the first inductance of another termination and the anode of the second power diode, the cathode of the second power diode connect storage capacitor
With being connected in parallel point (A) for load resistance, another point (B) selecting universal power that is connected in parallel of storage capacitor and load resistance is opened
Close the collector of pipe；In SEPIC reverse group output unit, the cathode of the first power diode connects the collection of modulation power switch tube
One end of electrode and capacitor, the transmitting that the emitter of modulation power switch tube connects the cathode of power supply, selects universal power switching tube
Pole and one end of the first inductance, the other end of the first inductance of another termination of capacitor and the anode of the second power diode, second
The cathode of power diode connects being connected in parallel point (B) for storage capacitor and load resistance, storage capacitor and load resistance it is another
It is connected in parallel the collector of point (A) selecting universal power switching tube.
SEPIC is just organizing the first inductance of output unit and SEPIC reverse group output unit and is inputting the public first of parallel units
Grade inductive coupling only needs a magnetic core, greatly reduces inductance in same magnetic core, the coupling of the first inductance and common primary inductance
Size and device volume.
The inverter input voltage is wide input voltage, and the size of power supply can be below or above the peak of output AC voltage
Value.
The inverter uses half cycle control methods, and SEPIC is just organizing output unit and selecting universal power switching tube and SEPIC reverse group defeated
One-cell switching is with power switch tube using complementary conduction mode out, and any moment, only one selected universal power switching tube to be connected.
SEPIC is just organizing the modulation power switch tube of output unit and universal power switch controlled SEPIC is selected just to organize output unit
Conducting shutdown, SEPIC reverse group output unit modulation power switch tube and select universal power switch controlled SEPIC reverse group export
The conducting of unit turns off, and is just organizing output unit in positive half cycle SEPIC and universal power switching tube is selected to keep long logical, gating SEPIC is just
Group output unit, the driving signal of modulation power switch tube is modulated by SPWM to be generated, and control SEPIC is just organizing output unit output
Sinusoidal voltage positive half cycle；Keep long logical in negative half period SEPIC reverse group output unit gating switching tube, gating SEPIC reverse group is defeated
Unit out, the driving signal of modulation power switch tube are also modulated by SPWM and are generated, and the output of control SEPIC reverse group output unit is just
String voltage negative half period.
The present invention is a kind of single-stage inversion that can not only boost but also can be depressured using two SEPIC converters composition
Device is, it can be achieved that single-stage buck inversion exports, in the wide input direct-current voltage range for being below or above output AC voltage peak value
Inside can it work normally；Circuit parameter selection principle of the SEPIC converter in DC/DC transformation can be transplanted to this inverter
In, guarantee that double SEPIC output units work in discontinuous conduction mode, works normally circuit；Have to photovoltaic cell voltage change
Good adaptability, and transfer efficiency is higher, system is simple, and it is at low cost, it can be widely applied to grid-connected photovoltaic system.
The double SEPIC bucks of total armature winding modularization proposed by the invention export the combined inverter of inverse parallel, packet
Include three separate units: input parallel circuit unit, SEPIC are just organizing output unit and SEPIC reverse group output unit, wherein
It is identical with SEPIC reverse group output unit circuit structure that SEPIC is just organizing output unit, is convenient for modularized production, in a certain portion
Part can directly replace module where it when damaging, maintenance is efficient and convenient, reduce use cost, reduce maintenance time.In addition,
The application is greatly improved maximum output voltage.
Detailed description of the invention
Fig. 1 is the circuit of the double SEPIC bucks output combined inverters of inverse parallel of the total armature winding modularization of the present invention
Structural schematic diagram；
Fig. 2~7 are that the double SEPIC bucks of armature winding modularization export the six of the combined inverters of inverse parallel to the present invention altogether
A working stage mode schematic diagram；
Fig. 8 is the power of the double SEPIC bucks output combined inverters of inverse parallel of the total armature winding modularization of the present invention
The drive waveforms figure of switching tube；
Fig. 9 is positive group of the double SEPIC bucks output combined inverters of inverse parallel of the total armature winding modularization of the present invention
Driving signal S1、S2With output voltage VOWaveform diagram；
Figure 10 is present invention armature winding modularization double SEPIC buck outputs combined inverter control side of inverse parallel altogether
Case；
Figure 11 is that the double SEPIC bucks of armature winding modularization export the combined inverter photovoltaics of inverse parallel simultaneously to the present invention altogether
Net control program；
Primary symbols title in above-mentioned attached drawing: 1. input parallel circuit units；2.SEPIC just organizes output unit；
3.SEPIC reverse group output unit；C1~C2--- SEPIC converter capacitor, C --- output filter capacitor.D1、D10、D2、
D20--- power diode, L, L10、L20--- linear inductance.S1~S4--- power switch tube, E --- inverter input voltage
That is DC side busbar voltage；R --- load impedance.Vref--- reference voltage.iref--- reference current.Ip--- grid-connected current
Amplitude.Vgrid--- grid-connected voltage.I0--- grid-connected current actual value.Ipv--- photovoltaic module electric current.Vpv--- photovoltaic module
Voltage.
Specific embodiment
As shown in Fig. 1, the double SEPIC bucks of armature winding modularization export the combined inverter of inverse parallel altogether, including
Input parallel circuit unit 1, SEPIC are just organizing output unit 2 and SEPIC reverse group output unit 3；Parallel circuit unit 1 is inputted to wrap
Power supply (E) and common primary inductance (L) are included, one end of common primary inductance (L) is connect with power supply (E), and the other end and SEPIC are just
The first power diode of input side (D in group output unit 2 and SEPIC reverse group output unit 31/D2) anode connection；SEPIC is just
In group output unit 2, the first power diode (D1) cathode meet modulation power switch tube (S1) collector and capacitor (C1)
One end, modulation use power switch tube (S1) emitter connect the cathode of power supply (E), select universal power switching tube (S2) transmitting
Pole and the first inductance (L10) one end, capacitor C1The first inductance of another termination (L10) the other end and the second power diode
(D10) anode, the second power diode (D10) cathode connect a tie point in parallel of storage capacitor (C) and load resistance (R)
(A), storage capacitor (C) and the another of load resistance (R) are connected in parallel point (B) selecting universal power switching tube (S2) current collection
Pole；In SEPIC reverse group output unit 3, the first power diode (D2) cathode meet modulation power switch tube (S3) collector
With capacitor (C2) one end, modulation use power switch tube (S3) emitter connect the cathode of power supply (E), select universal power switching tube
(S4) emitter and the first inductance (L20) one end, capacitor (C2) the first inductance of another termination (L20) the other end and second
Power diode (D20) anode, the second power diode (D20) cathode connect the one of storage capacitor (C) and load resistance (R)
It is connected in parallel point (B), storage capacitor (C) and the another of load resistance (R) are connected in parallel point A selecting universal power switching tube (S4)
Collector.Common primary winding recited above, SEPIC are just organizing the first inductance (L in output unit 210) and SEPIC reverse group it is defeated
First inductance (L in unit 3 out20) it is coupled in same magnetic core.
The inverter uses half cycle control methods, and power switch tube S is used in modulation1With select universal power switching tube S2Control SEPIC
Power switch tube S is used in the conducting shutdown of positive group output unit 2, modulation3With select universal power switching tube S4It is defeated to control SEPIC reverse group
The conducting shutdown of unit 3 out, selects universal power switching tube S2And S4It is respectively used to gating SEPIC and is just organizing output unit 2 and SEPIC
Power switch tube S is used in reverse group output unit 3, modulation1And S3It is respectively used to control SEPIC and is just organizing output unit 2 and SEPIC reverse group
The positive-negative half-cycle of the output sinusoidal voltage of output unit 3.
Elected universal power switching tube (S2) conducting, select universal power switching tube (S4) shutdown when, it is single that SEPIC just organizes output
Member 2 works, and SEPIC reverse group output unit 3 does not work.Circuit includes three working stages at this time:
Working stage I
As shown in Fig. 2, the first stage selects universal power switching tube S1Conducting, DC voltage source (E) is to common primary electricity
Feel (L) charging, common primary inductive current iLLinear increase；Capacitor (C at the same time1) to the first inductance (L10) charging, it flows through
First inductive current iL10Linear increase；First inductance L10By storage capacitor (C) short circuit, the second power diode (D10) cannot lead
Logical, storage capacitor (C) is powered to load resistance (R), the decline of storage capacitor (C) voltage, because storage capacitor (C) is larger, therefore energy storage
The decline of capacitor (C) voltage seldom, can be approximately considered VC=VO, VOFor output voltage；Flow through the first power switch tube (S1) electricity
Flow iS1=iL+iL10。
Working stage II
As shown in Fig. 3, second stage selects universal power switching tube (S1) disconnect, DC voltage source (E), common primary electricity
Feel (L), capacitor (C1), the first inductance (L10) constitute circuit, VL10Greater than VC, the second power diode (D10) conducting, common primary
Inductance (L) and the first inductance (L10) charge simultaneously to storage capacitor (C), flow through common primary inductive current iLWith the first inductance electricity
Flow (iL10) linear decline.
Working stage III
As shown in Fig. 4, phase III common primary inductance (L) and the first inductance (L10) the sum of electric current be reduced to zero,
The electric current for similarly flowing through the second power diode is decreased to zero, and is modulated at this time with power switch tube (S1) still off.It is public
Primary inductance (L), capacitor (C1), the second inductance (L10) form low-frequency oscillation, in switch periods, oscillating current approximately constant.
Elected universal power switching tube (S4) conducting, select universal power switching tube (S2) shutdown when, the output of SEPIC reverse group is single
Member 3 works, and SEPIC is just organizing output unit 2 and do not working.Circuit includes three working stages at this time:
Working condition IV, V, VI
As shown in attached drawing 5, attached drawing 6, attached drawing 7, the same positive group of device working principle.Control modulation power switch tube
(S3) conducting shutdown, make the negative half period of the voltage sinusoidal voltage of A, B point-to-point transmission.Select universal power switching tube (S2) conducting when,
SEPIC is just organizing the sinusoidal voltage positive half cycle of the output of output unit 2 and is selecting universal power switching tube (S4) conducting when, SEPIC reverse group
The sinusoidal voltage negative half period combination that output unit 3 exports, i.e., complete sinusoidal voltage output.
It is as shown in Fig. 10 using control program to realize above-mentioned working principle, it is modulated using unipolarity, driving signal S2
And S4What control SEPIC was just organizing output unit 2 and SEPIC reverse group output unit 3 respectively selects universal power to switch, and can pass through detection
The zero crossing of Setting signal realizes that SEPIC is just organizing output unit 2 and SEPIC reverse group output unit 3 replaces switch operating；Driving letter
Number S1And S3Control SEPIC is just organizing the modulation power switch of output unit 2 and SEPIC reverse group output unit 3 respectively, can be used
Unipolar SPWM modulation generates, it is ensured that the double SEPIC buck output combined inverters of inverse parallel of primary inductance modularization are defeated altogether
Sinusoidally change out；S2And S4Using complementary ON operation mode, the positive/negative half cycle of corresponding sinusoidal voltage when necessary may be used
Dead zone delay is added between two driving signals, jeopardizes equipment safety to prevent straight-through.Half cycle control moduleization is double
The positive group of output unit and reverse group output unit of the SEPIC buck output combined inverter of inverse parallel export sinusoidal voltage respectively
Positive and negative half cycle, the work of such cyclic switching is exportable complete sinusoidal voltage waveform.
Claims (4)
1. the double SEPIC bucks of primary inductance modularization export the combined inverter of inverse parallel altogether, which is characterized in that including input
The identical SEPIC of parallel circuit unit 1, circuit structure is just organizing output unit 2 and SEPIC reverse group output unit 3；Input electricity in parallel
Road unit 1 includes power supply (E) and common primary inductance L, and mono- end common primary inductance L is connected to the positive ends of power supply (E), another
The first power diode (D in output unit 2 and SEPIC reverse group output unit is just being organized with SEPIC in end1/D2) anode connection；
SEPIC is just being organized in output unit 2/SEPIC reverse group output unit 3, the first power diode (D1/D2) cathode to connect modulation diligent
Rate switching tube (S1/S3) collector and capacitor (C1/C2) one end, modulation use power switch tube (S1/S3) emitter connect electricity
The cathode in source (E) and select universal power switching tube (S2/S4) emitter, capacitor (C1/C2) the first inductance of another termination (L10/
L20) one end and the second power diode (D10/D20) anode, the first inductance (L10/L20) other end selecting universal power
Switching tube (S2/S4) emitter；SEPIC is just organizing the second power diode in output unit 2/SEPIC reverse group output unit 3
(D10/D20) cathode and select universal power switching tube (S2/S4) collector constitute voltage output end, it is single that SEPIC just organizes output
Voltage output termination storage capacitor (C) and load resistance (R) of member 2 are connected in parallel point (AB), SEPIC reverse group output unit 3
Voltage output end reversal connection storage capacitor (C) and load resistance (R) be connected in parallel point (AB).
2. the double SEPIC bucks of primary inductance modularization altogether according to claim 1 export the combined inverter of inverse parallel,
It is characterized in that, the common primary winding, SEPIC in parallel circuit unit are just organizing the first inductance (L in output unit 210) and
The first inductance (L in SEPIC reverse group output unit 320) it is coupled in same magnetic core.
3. the double SEPIC bucks of armature winding modularization altogether according to claim 1 export the combined inverter of inverse parallel,
It is characterized in that, the inverter input voltage is wide input voltage, the size of power supply (E) can be below or above output AC voltage
Peak value.
4. the double SEPIC bucks of armature winding modularization altogether according to claim 1 export the combined inverter of inverse parallel,
It is characterized in that, the inverter uses half cycle control methods, SEPIC is just organizing modulation power switch tube (S in output unit 21), choosing
Universal power switching tube (S2) the conducting shutdown that SEPIC is just organizing output unit 2 is controlled, it modulates and uses in SEPIC reverse group output unit 3
Power switch tube (S3), select universal power switching tube (S4) control SEPIC reverse group output unit 3 conducting shutdown, positive half cycle select
Universal power switching tube (S2) keeping long logical, gating SEPIC is just organizing output unit 2, modulation power switch tube (S1) driving letter
Number by SPWM modulate generate, control SEPIC just organizing output unit 2 export sinusoidal voltage positive half cycle；It is diligent in negative half-cycle gating
Rate switching tube (S4) keep long logical, gate SEPIC reverse group output unit 3, modulation power switch tube (S3) driving signal by
SPWM modulation generates, and control SEPIC reverse group output unit 3 exports sinusoidal voltage negative half period.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910001431.2A CN109787499A (en) | 2019-01-02 | 2019-01-02 | The double SEPIC bucks of primary inductance modularization export the combined inverter of inverse parallel altogether |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910001431.2A CN109787499A (en) | 2019-01-02 | 2019-01-02 | The double SEPIC bucks of primary inductance modularization export the combined inverter of inverse parallel altogether |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN109787499A true CN109787499A (en) | 2019-05-21 |
Family
ID=66499695
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201910001431.2A Pending CN109787499A (en) | 2019-01-02 | 2019-01-02 | The double SEPIC bucks of primary inductance modularization export the combined inverter of inverse parallel altogether |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN109787499A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112636616A (en) * | 2019-10-09 | 2021-04-09 | 维谛公司 | Rectifier and uninterrupted power source |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101958660A (en) * | 2010-10-04 | 2011-01-26 | 燕山大学 | Dual-Sepic buck-boost output parallel combined inverter |
| CN104092396A (en) * | 2014-06-30 | 2014-10-08 | 南京航空航天大学 | Single-inductor dual-boost invertor and control method thereof |
| CN106300980A (en) * | 2016-08-08 | 2017-01-04 | 上海大学 | A kind of Sepic Cuk type Combined vertical current converter of input-series and output-parallel |
-
2019
- 2019-01-02 CN CN201910001431.2A patent/CN109787499A/en active Pending
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101958660A (en) * | 2010-10-04 | 2011-01-26 | 燕山大学 | Dual-Sepic buck-boost output parallel combined inverter |
| CN104092396A (en) * | 2014-06-30 | 2014-10-08 | 南京航空航天大学 | Single-inductor dual-boost invertor and control method thereof |
| CN106300980A (en) * | 2016-08-08 | 2017-01-04 | 上海大学 | A kind of Sepic Cuk type Combined vertical current converter of input-series and output-parallel |
Non-Patent Citations (3)
| Title |
|---|
| RONG CHEN: ""Half Load-Cycle Worked Dual SEPIC Single-Stage Inverter"", 《J ELECTR ENG TECHNOL》, pages 143 - 149 * |
| 仇雷: ""输出并联型"双Cuk逆变器控制策略研究"", 《中国优秀硕士学位论文全文数据库工程科技Ⅱ辑》, pages 17 - 26 * |
| 王欣: "宽输入电压范围的新型双 Cuk 逆变器"", 《中国优秀硕士学位论文全文数据库 工程科技II辑》, pages 7 - 10 * |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112636616A (en) * | 2019-10-09 | 2021-04-09 | 维谛公司 | Rectifier and uninterrupted power source |
| CN112636616B (en) * | 2019-10-09 | 2024-06-25 | 维谛公司 | Rectifier and uninterrupted power source |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN100517936C (en) | Dual-boosting energy feedback type PWM rectification circuit | |
| CN102005962B (en) | Buck-boost grid-connected inverter and control method thereof | |
| CN101895223B (en) | Double-Cuk buck-boost output parallel-type converter | |
| CN103683313B (en) | A kind of photovoltaic DC-to-AC converter using mixed type power device | |
| CN105281361B (en) | A kind of five-level double step-down combining inverter | |
| CN208571927U (en) | Three level Boost circuits of one kind and inversion system | |
| CN101958660A (en) | Dual-Sepic buck-boost output parallel combined inverter | |
| CN104638971A (en) | Photovoltaic grid-connected inverter and control method thereof | |
| CN105186912B (en) | A kind of non-isolated full-bridge grid-connected inverter of two-stage type | |
| CN108616224A (en) | A kind of single-phase seven electrical level inverter of booster type | |
| CN106712558B (en) | Five level three-phase dual input inverter of high reliability | |
| CN109873559A (en) | The double BUCK-BOOST bucks of modularization export the combined inverter of inverse parallel | |
| CN105262361A (en) | Two-stage non-isolation photovoltaic grid-connected inverter and control method thereof | |
| CN106452144B (en) | A kind of buck-boost type three-level inverter based on Zeta | |
| CN205377786U (en) | Two pressure reducing type photovoltaic power generation system | |
| CN110350816A (en) | A kind of single-stage and-phase current source inverter of energy storage inductor parallel connection Active Snubber Circuit | |
| CN204947919U (en) | A kind of parallel resonance no-voltage photovoltaic power generation apparatus | |
| CN204948016U (en) | A kind of photovoltaic power generation apparatus adopting zero voltage switch auxiliary resonance | |
| CN209200934U (en) | Direct-current three-level boost converter fusing coupling inductance technology | |
| CN109787499A (en) | The double SEPIC bucks of primary inductance modularization export the combined inverter of inverse parallel altogether | |
| CN204696953U (en) | A kind of Z-source inverter being applicable to photovoltaic generation | |
| CN104734550B (en) | A kind of multi input half-bridge combining inverter | |
| CN101309052A (en) | Double step-up/double step-down combined AC/AC converting circuit | |
| CN106849177B (en) | A kind of buck-boost grid-connected inverter | |
| CN109586603A (en) | The double SEPIC bucks of modularization export the combined inverter of inverse parallel |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20190521 |
|
| WD01 | Invention patent application deemed withdrawn after publication |