CN109713922A - The voltage-equalizing control circuit and method of DC capacitor in multi-level converter - Google Patents
The voltage-equalizing control circuit and method of DC capacitor in multi-level converter Download PDFInfo
- Publication number
- CN109713922A CN109713922A CN201811453768.9A CN201811453768A CN109713922A CN 109713922 A CN109713922 A CN 109713922A CN 201811453768 A CN201811453768 A CN 201811453768A CN 109713922 A CN109713922 A CN 109713922A
- Authority
- CN
- China
- Prior art keywords
- phase
- capacitor
- voltage
- circuit
- level converter
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Rectifiers (AREA)
Abstract
The present invention discloses the voltage-equalizing control circuit and method of DC capacitor in a kind of multi-level converter, sample the voltage of the concatenated each DC capacitor of multi-level converter DC side, the voltage sample value of two adjacent DC capacitors is subtracted each other, obtain voltage difference, proportional integration PI operation is carried out to voltage difference, it generates and the abc three-phase current comprising zero-sequence component is obtained using three-dimensional dq0/abc inverse transformation and instructs I in conjunction with the sampled value of alternating current with the reversed zero-sequence current reference value of voltage differenceabc *.The present invention is controlled zero-sequence current the Pressure and Control being just able to achieve to DC capacitor by current follow-up control link, simple easily to realize.
Description
Technical field
The present invention relates to multi-level converter technical fields, the Pressure and Control of DC capacitor specially in multi-level converter
Circuit and method.
Background technique
Diode clamp multi-level circuit refers to being clamped with each switching tube of multiple diode pairs, recycles different
Switch state obtain different output level numbers.The effect of diode clamp is that the end voltage of switching device is limited in circuit
On an end voltage of some DC capacitor.Its control is little with two level circuit gaps, is easier to realize the double of active power
To flowing, at the same it is also more convenient to the control of power factor.
Due to the clamping action of diode, the operating voltage of switching device is less than the voltage of parallel connection direct capacitor.Therefore each
The voltage range of DC capacitor determines the voltage power supply range of switching device.If voltage is unbalanced, higher than balanced electricity extremely
Pressure can exceed that capacitor or be clamped the pressure-resistant range of switching device.The advantages of also losing multi-level circuit simultaneously.
The Chinese patent of application number 2011102016335 discloses a kind of pressure of multi-level converter DC capacitor voltage
The composition of circuit and its method for equalizing voltage, equalizer circuit is: N number of direct current of the DC side of diode-clamped multi-level converter
Hold (Cn, n=1,2 ... N), it is connect with the respective input for the equalizer switch array being made of multiple auxiliary switch devices,
The output end of equalizer switch array holds (C0) with an auxiliary direct current and is connected, each auxiliary switch device in equalizer switch array
Control terminal be connected with the control device of multi-level converter；The N is the level number -1 of multi-level converter.The patent
Pressure principle be: control device is switched on or off by each auxiliary switch device in control equalizer switch array so that
Each pulsewidth modulation (PWM) in the period auxiliary direct current hold timesharing be connected to side by side with each DC capacitor one by one.In each direct current
When capacitor holds arranged side by side be connected to auxiliary direct current, the voltage of the two carries out primary equal press operation by convergent；One complete PWM
Period auxiliary capacitor and whole DC capacitors complete primary equal press operation.After multiple PWM cycles, whole DC capacitors and auxiliary
Helping the voltage of capacitor will reach unanimity, to realize the purpose pressed.
Summary of the invention
In response to the problems existing in the prior art, the purpose of the present invention is to provide DC capacitors in a kind of multi-level converter
Voltage-equalizing control circuit and method solve the problems, such as that DC capacitor voltage is inconsistent in multi-level converter.
To achieve the above object, the technical solution adopted by the present invention is that:
The voltage-equalizing control circuit of DC capacitor in multi-level converter, comprising: multi-level converter circuit and control circuit,
The multi-level converter circuit includes multi-level converter, filter circuit and AC network, and the control circuit includes number
It controls chip and driving circuit, the digital control chip includes digital signal processing chip and logic control circuit, the number
Word signal processing chip includes sampling conditioning module, PWM generation module and input/output port I/O；The Digital Signal Processing
Chip sampled voltage and electric current generate pwm control signal and export to the logic control circuit, and the logic control circuit will
Pwm control signal is exported to the driving circuit, and the driving circuit output drive signal controls the multi-level converter
What is switched in three-phase bridge arm unit opening and/or turning off.
Preferably, the multi-level converter is three-level converter, and the three-level converter includes DC terminal, is had
DC voltage, the DC terminal the first DC capacitor in parallel and the second DC capacitor, first DC capacitor and the second direct current
Capacitor series connection, intermediate series connection point are circuit neutral point N, and the DC terminal is connect with three-phase bridge arm unit simultaneously, the three-phase bridge
Arm unit includes the first bridge arm, the second bridge arm and third bridge arm, and first bridge arm, the second bridge arm and third bridge arm are in parallel, institute
State the switch that the first bridge arm includes four series aiding connections, wherein the series connection point between intermediate two switches is that A phase exchanges end, in
Between two switches both ends two series aiding connections in parallel diode, the midpoint of diode is connect with circuit neutral point N；Described
Two bridge arms include the switch of four series aiding connections, wherein the series connection point between intermediate two switches is that B phase exchanges end, it is two intermediate
The diode of the both ends of switch two series aiding connections in parallel, the midpoint of diode is connect with circuit neutral point N；The third bridge arm
Switch including four series aiding connections, wherein the series connection point between intermediate two switches is that C phase exchanges end, intermediate two switches
The diode of two series aiding connections of both ends parallel connection, the midpoint of diode is connect with circuit neutral point N；A phase exchanges end and filters through A phase
Circuit is connect with A phase AC network Ua, and B phase exchanges end and connect through B phase filter circuit with B phase AC network Ub, and C phase exchanges end warp
C phase filter circuit is connect with C phase AC network Uc, and A phase AC network Ua, B phase AC network Ub and C phase AC network Uc is common
Three-phase alternating current is constituted, the neutral point of three-phase alternating current is circuit neutral point N.
Preferably, the digital signal processing chip is TI28335.
Preferably, the voltage Va and electric current Ia, B phase AC network of the sampling conditioning module sampling A phase AC network
The voltage Vc and electric current Ic of voltage Vb and electric current Ib, C phase AC network；The electricity of the sampling conditioning module sampling DC capacitor
Pressure.
The pressure equalizing control method of DC capacitor in multi-level converter, the method are real using the voltage-equalizing control circuit
It is existing, which comprises the voltage of the sampling concatenated each DC capacitor of multi-level converter DC side is straight by adjacent two
The voltage sample value that galvanic electricity is held is subtracted each other, and voltage difference is obtained, and is carried out proportional integration PI operation to the voltage difference, is generated
The zero-sequence current reference value reversed with the voltage difference, in conjunction with the sampled value of alternating current, using three-dimensional dq0/abc inverse transformation
Obtain comprising zero-sequence component abc three-phase current instruct, by current follow-up control link to the abc three-phase current instruct into
The Pressure and Control to DC capacitor are realized in row control.
Preferably, the voltage-equalizing control circuit includes multi-level converter circuit and control circuit.
Preferably, the multi-level converter circuit includes multi-level converter, filter circuit and AC network, described more
Level converter is three-level converter, and the three-level converter includes DC terminal, has DC voltage, the DC terminal is simultaneously
Join the first DC capacitor and the second DC capacitor, first DC capacitor and the series connection of the second DC capacitor, intermediate series connection point are
Circuit neutral point N, the DC terminal are connect with three-phase bridge arm unit simultaneously, and the three-phase bridge arm unit includes the first bridge arm, the
Two bridge arms and third bridge arm, first bridge arm, the second bridge arm and third bridge arm are in parallel, and first bridge arm includes four in the same direction
Concatenated switch, wherein the series connection point between intermediate two switches is that A phase exchanges end, the both ends parallel connection two of intermediate two switches
The midpoint of the diode of a series aiding connection, diode is connect with circuit neutral point N；Second bridge arm includes four series aiding connections
Switch, wherein the series connection point between intermediate two switches is that B phase exchanges end, two in parallel of the both ends of intermediate two switches are in the same direction
The midpoint of concatenated diode, diode is connect with circuit neutral point N；The third bridge arm includes opening for four series aiding connections
It closes, wherein the series connection point between intermediate two switches is that C phase exchanges end, both ends two series aiding connections in parallel of intermediate two switches
Diode, the midpoint of diode is connect with circuit neutral point N；A phase exchanges end through A phase filter circuit and A phase AC network Ua
Connection, B phase exchange end and connect through B phase filter circuit with B phase AC network Ub, and C phase exchanges end and intersects through C phase filter circuit with C
The Uc connection of galvanic electricity net, A phase AC network Ua, B phase AC network Ub and C phase AC network Uc collectively form three-phase alternating current, and three
The neutral point of phase alternating current is circuit neutral point N.
Preferably, the control circuit includes digital control chip and driving circuit, and the digital control chip includes number
Word signal processing chip and logic control circuit, the digital signal processing chip include sampling conditioning module, PWM generation module
With input/output port I/O.
Preferably, the digital signal processing chip is TI28335.
Preferably, the voltage Va and electric current Ia, B phase AC network of the sampling conditioning module sampling A phase AC network
The voltage Vc and electric current Ic of voltage Vb and electric current Ib, C phase AC network；The electricity of the sampling conditioning module sampling DC capacitor
Pressure.
Compared with prior art, the beneficial effects of the present invention are: present invention sampling multi-level converter DC side is concatenated
The voltage sample value of two adjacent DC capacitors is subtracted each other, voltage difference is obtained, to institute by the voltage of each DC capacitor
It states voltage difference and carries out proportional integration PI operation, generation and the reversed zero-sequence current reference value of the voltage difference, in conjunction with exchange
The sampled value of electric current obtains the abc three-phase current comprising zero-sequence component using three-dimensional dq0/abc inverse transformation and instructs, through overcurrent
Tracing control link carries out Pressure and Control of the control realization to DC capacitor to abc three-phase current instruction；The present invention passes through
Current follow-up control link is controlled zero-sequence current the Pressure and Control being just able to achieve to DC capacitor, is controlled simple easily real
It is existing.
Detailed description of the invention
Fig. 1 is the structural schematic diagram of the voltage-equalizing control circuit of DC capacitor in multi-level converter of the present invention；
Fig. 2 is the flow diagram of the pressure equalizing control method of DC capacitor in multi-level converter of the present invention.
Specific embodiment
Below in conjunction with the attached drawing in the present invention, technical solution of the present invention is clearly and completely described, it is clear that
Described embodiments are only a part of the embodiments of the present invention, instead of all the embodiments.Based on the implementation in the present invention
Example, those of ordinary skill in the art's all other embodiment obtained under the conditions of not making creative work belong to
The scope of protection of the invention.
As shown in Figure 1, the present invention provides a kind of voltage-equalizing control circuit of DC capacitor in multi-level converter, comprising: more
Level shifter circuit and control circuit, the multi-level converter circuit include multi-level converter, filter circuit and exchange
Power grid, the control circuit include digital control chip 12 and driving circuit 13, and the digital control chip 12 includes number letter
Number processing chip and logic control circuit, the digital signal processing chip include sampling conditioning module, PWM generation module and defeated
Enter output port I/O；After the digital signal processing chip sampled voltage and electric current, Pressure and Control side provided by the invention is utilized
Method calculates and generates pwm control signal, then exports pwm control signal to the logic control circuit, the logic control
Circuit exports pwm control signal to the driving circuit 13,13 output drive signal of driving circuit, controls described mostly electric
What is switched in flat converter opening and/or turning off.
Specifically, the multi-level converter is three-level converter, and the three-level converter includes DC terminal DC, tool
There are DC voltage Udc, the DC terminal DC first DC capacitor C1 of parallel connection and the second DC capacitor C2, first DC capacitor
C1 and the second DC capacitor C2 series connection, intermediate series connection point are circuit neutral point N, and DC terminal DC connects with three-phase bridge arm unit 11 simultaneously
It connects, the three-phase bridge arm unit 11 includes the first bridge arm 111, the second bridge arm 112 and third bridge arm 113, first bridge arm
111, the second bridge arm 112 and third bridge arm 113 are in parallel, and first bridge arm 111 includes switch S11, S12, S13 and S14, described
Successively series aiding connection, the series connection point between switch S12 and S13 are that A phase exchanges end Pa by switch S11, S12, S13 and S14, are switched
The midpoint of the diode D1 and D2 of the both ends parallel connection series aiding connection of S12 and S13, diode D1 and D2 are connect with circuit neutral point N；
Second bridge arm 112 includes switch S21, S22, S23 and S24, described switch S21, S22, S23 and S24 successively series aiding connection,
Series connection point between switch S22 and S23 is that B phase exchanges end Pb, the diode of the both ends parallel connection series aiding connection of switch S22 and S23
The midpoint of D3 and D4, diode D3 and D4 are connect with circuit neutral point N；The third bridge arm 113 includes switch S31, S32, S33
And successively series aiding connection, the series connection point between switch S32 and S33 are that C phase exchanges by S34, described switch S31, S32, S33 and S34
Pc, the diode D5 and D6 of the both ends parallel connection series aiding connection of switch S32 and S33 are held, in the midpoint and circuit of diode D5 and D6
Property point N connection.A phase exchanges end Pa and connect through filter circuit La with A phase AC network Ua, and B phase exchanges end Pb through filter circuit Lb
It being connect with B phase AC network Ub, C phase exchanges end Pc and connect through filter circuit Lc with C phase AC network Uc, A phase AC network Ua,
B phase AC network Ub and C phase AC network Uc collectively forms three-phase alternating current, and the neutral point of three-phase alternating current is circuit neutral point
N。
Further, described switch S11, S12, S13, S14, S21, S22, S23, S24, S31, S32, S33 and S34 are equal
It is made of diode and NPN triode.
Specifically, digital control chip 12 and driving circuit 13 collectively form control circuit, for being three-phase bridge arm unit
Switch provides driving control signal in 11, control the switch S11, S12, S13, S14, S21, S22, S23, S24, S31, S32,
S33's and S34 opening and/or turning off.The digital control chip 12 includes digital signal processing chip 121 and logic control electricity
Road 122.The digital signal processing chip 121 includes sampling conditioning module 1211, PWM generation module 1212, input/output terminal
Mouth I/O 1213.The digital signal processing chip 121 is preferably TI28335.The logic control circuit 122 preferably uses FPGA
Chip realization, such as EP2C8Q208I8N.The sampling conditioning module 1211 samples the voltage Va and electric current of A phase AC network Ua
Ia；The voltage Vb and electric current Ib of B phase AC network Ub；The voltage Vc and electric current Ic of C phase AC network Uc.The sampling improves mould
Block 1211 samples the voltage UC2 of the voltage UC1 and the second DC capacitor C2 of the first DC capacitor C1.The sampling conditioning module
The voltage and or currents of 1211 samplings generate pwm control signal and export to being patrolled by the calculating of control method of the invention
Control circuit 122 is collected, the logic control circuit 122 exports pwm control signal to driving circuit by PWM output port
13, the driving signal of the driving circuit 13 output switch, control the switch S11, S12, S13, S14, S21, S22, S23,
S24, S31, S32, S33 and S34's turns on and off.
As shown in Fig. 2, the present invention provides a kind of pressure equalizing control method of DC capacitor in multi-level converter, comprising: will
Voltage sample the value UC1 and UC2 of first DC capacitor C1 and the second DC capacitor C2 subtracts each other, and voltage difference △ U is obtained, to voltage difference
△ U carries out proportional integration PI operation, generates and voltage difference △ U reversed zero-sequence current reference value I0ref, in conjunction with alternating current Ia,
The d axis component I that the sampled value value of Ib, Ic generated *, q axis component Iq *, angle, θ, included using three-dimensional dq0/abc inverse transformation
The abc three-phase current of zero-sequence component instructs Iabc *.Just can in this way, being controlled by current follow-up control link zero-sequence current
Realize the Pressure and Control to DC capacitor.
It although an embodiment of the present invention has been shown and described, for the ordinary skill in the art, can be with
A variety of variations, modification, replacement can be carried out to these embodiments without departing from the principles and spirit of the present invention by understanding
And modification, the scope of the present invention is defined by the appended.
Claims (10)
1. the voltage-equalizing control circuit of DC capacitor in multi-level converter characterized by comprising multi-level converter circuit and
Control circuit, the multi-level converter circuit include multi-level converter, filter circuit and AC network, the control circuit
Including digital control chip and driving circuit, the digital control chip includes digital signal processing chip and logic control electricity
Road, the digital signal processing chip include sampling conditioning module, PWM generation module and input/output port I/O；The number
Signal processing chip sampled voltage and electric current generate pwm control signal and export to the logic control circuit, the logic control
Circuit processed exports pwm control signal to the driving circuit, the driving circuit output drive signal, controls more level
What is switched in the three-phase bridge arm unit of converter opening and/or turning off.
2. the voltage-equalizing control circuit of DC capacitor in multi-level converter according to claim 1, which is characterized in that institute
Stating multi-level converter is three-level converter, and the three-level converter includes DC terminal, has DC voltage, the direct current
Hold the first DC capacitor and the second DC capacitor in parallel, first DC capacitor and the series connection of the second DC capacitor, centre series connection
Point is circuit neutral point N, and the DC terminal is connect with three-phase bridge arm unit simultaneously, and the three-phase bridge arm unit includes the first bridge
Arm, the second bridge arm and third bridge arm, first bridge arm, the second bridge arm and third bridge arm are in parallel, and first bridge arm includes four
The switch of a series aiding connection, wherein the series connection point between intermediate two switches is that A phase exchanges end, the both ends of intermediate two switches
The diode of two series aiding connections in parallel, the midpoint of diode is connect with circuit neutral point N；Second bridge arm includes four same
To concatenated switch, wherein the series connection point between intermediate two switches is that B phase exchanges end, the both ends parallel connection two of intermediate two switches
The midpoint of the diode of a series aiding connection, diode is connect with circuit neutral point N；The third bridge arm includes four series aiding connections
Switch, wherein the series connection point between intermediate two switches is that C phase exchanges end, two in parallel of the both ends of intermediate two switches are in the same direction
The midpoint of concatenated diode, diode is connect with circuit neutral point N；A phase exchanges end through A phase filter circuit and A phase alternating current
Ua connection is netted, B phase exchanges end and connect through B phase filter circuit with B phase AC network Ub, and C phase exchanges end through C phase filter circuit and C
The Uc connection of phase AC network, A phase AC network Ua, B phase AC network Ub and C phase AC network Uc collectively form three-phase alternating current
Electricity, the neutral point of three-phase alternating current are circuit neutral point N.
3. the voltage-equalizing control circuit of DC capacitor in multi-level converter according to claim 1, which is characterized in that institute
Stating digital signal processing chip is TI28335.
4. the voltage-equalizing control circuit of DC capacitor in multi-level converter according to claim 1, which is characterized in that institute
State the voltage Va of sampling conditioning module sampling A phase AC network and the voltage Vb and electric current Ib, C phase of electric current Ia, B phase AC network
The voltage Vc and electric current Ic of AC network；The voltage of the sampling conditioning module sampling DC capacitor.
5. the pressure equalizing control method of DC capacitor in multi-level converter, the method uses any one of claims 1 to 4 institute
The voltage-equalizing control circuit stated is realized, which is characterized in that the described method includes: sampling multi-level converter DC side is concatenated each
The voltage sample value of two adjacent DC capacitors is subtracted each other, voltage difference is obtained, to the electricity by the voltage of DC capacitor
Pressure difference carries out proportional integration PI operation, generation and the reversed zero-sequence current reference value of the voltage difference, in conjunction with alternating current
Sampled value, using three-dimensional dq0/abc inverse transformation obtain comprising zero-sequence component abc three-phase current instruct, by current tracking
Controlling unit carries out Pressure and Control of the control realization to DC capacitor to abc three-phase current instruction.
6. the pressure equalizing control method of DC capacitor in multi-level converter according to claim 5, which is characterized in that described
Voltage-equalizing control circuit includes multi-level converter circuit and control circuit.
7. the pressure equalizing control method of DC capacitor in multi-level converter according to claim 6, which is characterized in that described
Multi-level converter circuit includes multi-level converter, filter circuit and AC network, and the multi-level converter is three level
Converter, the three-level converter include DC terminal, have a DC voltage, the DC terminal the first DC capacitor in parallel and the
Two DC capacitors, first DC capacitor and the series connection of the second DC capacitor, intermediate series connection point are circuit neutral point N, described straight
Stream end is connect with three-phase bridge arm unit simultaneously, and the three-phase bridge arm unit includes the first bridge arm, the second bridge arm and third bridge arm, institute
The first bridge arm, the second bridge arm and third bridge arm parallel connection are stated, first bridge arm includes the switch of four series aiding connections, wherein in
Between series connection point between two switches be that A phase exchanges end, the diode of both ends two series aiding connections in parallel of intermediate two switches,
The midpoint of diode is connect with circuit neutral point N；Second bridge arm includes the switch of four series aiding connections, wherein two intermediate
Series connection point between switch is that B phase exchanges end, the diode of both ends two series aiding connections in parallel of intermediate two switches, diode
Midpoint connect with circuit neutral point N；The third bridge arm includes the switch of four series aiding connections, wherein intermediate two switch it
Between series connection point be that C phase exchanges end, the diode of both ends two series aiding connections in parallel of intermediate two switches, the midpoint of diode
It is connect with circuit neutral point N；A phase exchanges end and connect through A phase filter circuit with A phase AC network Ua, and B phase exchanges end and filters through B phase
Wave circuit is connect with B phase AC network Ub, and C phase exchanges end and connect through C phase filter circuit with C phase AC network Uc, A phase alternating current
Net Ua, B phase AC network Ub and C phase AC network Uc collectively forms three-phase alternating current, and the neutral point of three-phase alternating current is circuit
Neutral point N.
8. the pressure equalizing control method of DC capacitor in multi-level converter according to claim 6, which is characterized in that described
Control circuit includes digital control chip and driving circuit, and the digital control chip includes digital signal processing chip and logic
Control circuit, the digital signal processing chip include sampling conditioning module, PWM generation module and input/output port I/O.
9. the pressure equalizing control method of DC capacitor in multi-level converter according to claim 8, which is characterized in that described
Digital signal processing chip is TI28335.
10. the pressure equalizing control method of DC capacitor in multi-level converter according to claim 8, which is characterized in that institute
State the voltage Va of sampling conditioning module sampling A phase AC network and the voltage Vb and electric current Ib, C phase of electric current Ia, B phase AC network
The voltage Vc and electric current Ic of AC network；The voltage of the sampling conditioning module sampling DC capacitor.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811453768.9A CN109713922A (en) | 2018-11-30 | 2018-11-30 | The voltage-equalizing control circuit and method of DC capacitor in multi-level converter |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811453768.9A CN109713922A (en) | 2018-11-30 | 2018-11-30 | The voltage-equalizing control circuit and method of DC capacitor in multi-level converter |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN109713922A true CN109713922A (en) | 2019-05-03 |
Family
ID=66254446
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201811453768.9A Pending CN109713922A (en) | 2018-11-30 | 2018-11-30 | The voltage-equalizing control circuit and method of DC capacitor in multi-level converter |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN109713922A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112994496A (en) * | 2021-04-23 | 2021-06-18 | 武汉杭久电气有限公司 | Modular multilevel converter with constant-speed and voltage-sharing functions under any active working condition |
Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101976968A (en) * | 2010-09-25 | 2011-02-16 | 西安交通大学 | Method for controlling midpoint potential of direct-current bus of three-level inverter |
| CN102035423A (en) * | 2010-11-10 | 2011-04-27 | 上海兆能电力电子技术有限公司 | Three-phase four-wire three-level photovoltaic grid-connected connection inverter and control method thereof |
| CN102611108A (en) * | 2012-03-09 | 2012-07-25 | 湖南大学 | Three-level three-phase four-wire active power filter and control method thereof |
| CN102739100A (en) * | 2012-06-11 | 2012-10-17 | 合肥工业大学 | Three-level three-phase four-bridge arm converter |
| CN103023070A (en) * | 2012-12-31 | 2013-04-03 | 山东大学 | Hybrid-clamped three-electric-level three-phase four-wired photovoltaic system based on 3D-SPWM (three-dimensional sinusoidal pulse width modulation) |
| CN103825291A (en) * | 2014-02-24 | 2014-05-28 | 国家电网公司 | Method for controlling modularized three-level energy storage in grid-connected state and grid-disconnected state |
| CN104410083A (en) * | 2014-12-12 | 2015-03-11 | 山东电力工程咨询院有限公司 | Capacitance midpoint potential balancing device on SVG (Static VAR Generator) direct current side and control method of capacitance midpoint potential balancing device |
| CN105553309A (en) * | 2015-12-28 | 2016-05-04 | 许继集团有限公司 | T-type three-level inverter and midpoint balance control method thereof |
-
2018
- 2018-11-30 CN CN201811453768.9A patent/CN109713922A/en active Pending
Patent Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101976968A (en) * | 2010-09-25 | 2011-02-16 | 西安交通大学 | Method for controlling midpoint potential of direct-current bus of three-level inverter |
| CN102035423A (en) * | 2010-11-10 | 2011-04-27 | 上海兆能电力电子技术有限公司 | Three-phase four-wire three-level photovoltaic grid-connected connection inverter and control method thereof |
| CN102611108A (en) * | 2012-03-09 | 2012-07-25 | 湖南大学 | Three-level three-phase four-wire active power filter and control method thereof |
| CN102739100A (en) * | 2012-06-11 | 2012-10-17 | 合肥工业大学 | Three-level three-phase four-bridge arm converter |
| CN103023070A (en) * | 2012-12-31 | 2013-04-03 | 山东大学 | Hybrid-clamped three-electric-level three-phase four-wired photovoltaic system based on 3D-SPWM (three-dimensional sinusoidal pulse width modulation) |
| CN103825291A (en) * | 2014-02-24 | 2014-05-28 | 国家电网公司 | Method for controlling modularized three-level energy storage in grid-connected state and grid-disconnected state |
| CN104410083A (en) * | 2014-12-12 | 2015-03-11 | 山东电力工程咨询院有限公司 | Capacitance midpoint potential balancing device on SVG (Static VAR Generator) direct current side and control method of capacitance midpoint potential balancing device |
| CN105553309A (en) * | 2015-12-28 | 2016-05-04 | 许继集团有限公司 | T-type three-level inverter and midpoint balance control method thereof |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112994496A (en) * | 2021-04-23 | 2021-06-18 | 武汉杭久电气有限公司 | Modular multilevel converter with constant-speed and voltage-sharing functions under any active working condition |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN108475999B (en) | Single-phase five-level active clamping converter unit and converter | |
| Gao et al. | A DC-link voltage self-balance method for a diode-clamped modular multilevel converter with minimum number of voltage sensors | |
| WO2018024207A1 (en) | Reconfigurable mmc sub-module unit and control unit thereof | |
| CN107517019B (en) | Multilevel inverter hybrid modulation strategy | |
| CN106208737B (en) | Model prediction current control method based on third-harmonic zero-sequence voltage matrix converter | |
| CN111064376B (en) | Ten-switch three-phase three-level inverter and control method thereof | |
| CN105071403B (en) | Reactive power compensator and control method based on dual H-bridge modular multilevel topology | |
| CN106532714A (en) | Topological structure of multi-port direct power grid power flow controller and control method | |
| CN106921306A (en) | The level three-phase inverter of T-shaped active clamp type five and parallel network reverse electricity generation system | |
| CN106787805B (en) | Five phases, six bridge arm dual stage matrix converter Carrier-based PWM control strategy under unbalanced load | |
| CN109713922A (en) | The voltage-equalizing control circuit and method of DC capacitor in multi-level converter | |
| CN106998152B (en) | Electrical isolation Uniderectional DC-DC converter without Pressure and Control | |
| CN207638580U (en) | Four level three-phase grid-connected inverters and electricity generation system | |
| CN206547056U (en) | The T-shaped level three-phase inverter of active clamp type five and parallel network reverse electricity generation system | |
| CN104184350B (en) | High-power Mixed cascading bridge-type Unity Power Factor PWM Rectifier Based | |
| CN106998140B (en) | Uniderectional DC-DC converter without Pressure and Control | |
| CN106887967A (en) | A kind of current-sharing control method of multi-inverter parallel | |
| CN106998138B (en) | Bidirectional DC-DC converter without Pressure and Control | |
| CN109039124A (en) | MMC capacitance voltage balance control method based on phase shift space vector modulation | |
| CN104393750A (en) | Bridgeless PFC (power factor correction) circuit | |
| CN107147319A (en) | Non-isolated grid-connected inverter, grid-connected photovoltaic system and control method | |
| TWI649955B (en) | Three-port dc-ac power converter and control method thereof for outputting single-phase and three-phase ac voltages | |
| CN209120079U (en) | The hybrid Modular multilevel converter of one type, three level | |
| CN104201906B (en) | 2N+2 switches set MMC AC AC converters and its control method | |
| CN106998141B (en) | DC-DC autoconverter without Pressure and Control |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20190503 |