CN109683962A - A kind of method and device of instruction set simulator pipeline modeling - Google Patents
A kind of method and device of instruction set simulator pipeline modeling Download PDFInfo
- Publication number
- CN109683962A CN109683962A CN201710971527.2A CN201710971527A CN109683962A CN 109683962 A CN109683962 A CN 109683962A CN 201710971527 A CN201710971527 A CN 201710971527A CN 109683962 A CN109683962 A CN 109683962A
- Authority
- CN
- China
- Prior art keywords
- flowing water
- value
- directional bea
- rank
- bea con
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 24
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 claims abstract description 125
- 238000012545 processing Methods 0.000 claims description 9
- 238000004590 computer program Methods 0.000 claims description 3
- 238000013461 design Methods 0.000 description 10
- 238000010586 diagram Methods 0.000 description 5
- 238000004088 simulation Methods 0.000 description 5
- 238000012795 verification Methods 0.000 description 3
- 230000006399 behavior Effects 0.000 description 2
- 230000008859 change Effects 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 230000006872 improvement Effects 0.000 description 2
- 238000013500 data storage Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000011156 evaluation Methods 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 238000003672 processing method Methods 0.000 description 1
- 230000008439 repair process Effects 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3867—Concurrent instruction execution, e.g. pipeline or look ahead using instruction pipelines
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Management, Administration, Business Operations System, And Electronic Commerce (AREA)
Abstract
A kind of method of instruction set simulator pipeline modeling, comprising: assembly line is configured to a two-dimensional structure body array, wherein n is the item number of assembly line, and m is the depth capacity of all assembly lines；A directional bea con is defined for each flowing water rank, the directional bea con is directed toward corresponding pipelined data according to institute's assigned value；Each clock cycle, newly into pipelined data covering flow out the pipelined data of the assembly line, accordingly modify the value of the directional bea con of each flowing water rank.A kind of device of instruction set simulator pipeline modeling.This programme reduces the copy number of array data, improves efficiency, and promotes user experience.
Description
Technical field
This disclosure relates to but be not limited to Simulator design modeling field, in particular to a kind of instruction set simulator assembly line is built
The method and device of mould.
Background technique
In processor architecture and hardware design, instruction set simulator (ISS) is the Cycle accurate rank of finger processor
Model, usually realized by high level software languages such as C/C++, the hardware cell of analog processor, include Fetch unit, decoding is single
Member, execution unit, assembly line, command memory, data storage, internal bus, data path, peripheral equipment, etc..With it is true
Real hardware design reaches the matching of Cycle accurate rank, and being mainly used for RTL, (Register Transfer Level, register turn
Change a grade circuit) co-verification, software development debugging, processor architecture and Performance Evaluation etc. are any processor design and exploitation
Important component.
And the core that assembly line is designed as processor, it is that unit the most active is run in processor, it builds
Mould is part mostly important in ISS design, the operational efficiency and performance of ISS is directly affected, particularly with very long instruction word
(Very Long Instruction Word, abbreviation VLIW) processor supports multiple instructions concurrent, generally has longer flowing water
Line design, the pipeline design are complex.
Illustrate the implementation method of assembly line in hardware circuit first, as shown in Figure 1, a vliw processor usually support it is more
Parallel instructions have a plurality of assembly line (pipeline).Every assembly line usually has multistage flowing water rank (stage, also referred to as flowing water
Line depth), it is assumed here that there is n assembly line, every assembly line there are m grades of flowing water ranks, and (the flowing water depth m for being typically different assembly line is
It is different, with m1, m2, m3 ..., mn indicates).Every rank generally comprises 2 registers, is respectively as follows:
1) valid: instructing effective register, if it is 1, indicates that the instruction on this flowing water rank is effective.
2) instruction: command content, data length is related with specific instruction set architecture, can be 16,32 or
64bit etc., when valid is 1, decoding unit or execution unit can take out its corresponding field and be parsed and executed.This
A little content of registers can all refresh from current flowing water rank to lower single order flowing water, until the knot of assembly line in each clock cycle
Tail, as shown in Figure 1.
If the implementation fully according to hardware models, implementation method is:
1, the flowing water information of every single order is all defined as structural body, and each structural body includes in addition to above-mentioned 2 necessary deposits
, can also be comprising the information that other refresh with flowing water outside device, for example, some instructions can be decoded in flowing water rank 1, but these are decoded
Information does not use immediately, but flows to certain single order with flowing water and just use.This is related with the pipeline design of specific processor, especially
It is the deeper processor of pipeline depth, this structural body may include multiple variables in this way, indicate the information of flowing water rank single order.
2, simultaneously because every assembly line may include the different flowing water rank of number, so every assembly line can be modeled as
Flowing water stage structure body array includes K=m1+m2+ ... mn flowing water stage structure body.
3, after pipeline model is set up, analog hardware behavior, each clock cycle refresh each assembly line and
The data of flowing water rank, the first rank flowing water information structure copy second-order flowing water information structure to, and so on, last single order
Instruction be finished, flow out assembly line, the instruction of the first rank by instruction buffer (Instruction Buffer, referred to as
IB distribution in), if there is effective instruction to be controlled by IB_valid signal.In this way, the simulation clock cycle of each ISS is most
Need to do the data copy of K flowing water information structure, operational efficiency is low, and above procedure is as shown in Figure 2.
Summary of the invention
The embodiment of the present disclosure provides a kind of method and device of instruction set simulator pipeline modeling, to reduce array number
According to copy number, improve efficiency.
A kind of method of instruction set simulator pipeline modeling, comprising:
Assembly line is configured to a two-dimensional structure body array, wherein n is the item number of assembly line, and m is all assembly lines
Depth capacity；
A directional bea con is defined for each flowing water rank, the directional bea con is directed toward corresponding flowing water number according to institute's assigned value
According to；
Each clock cycle, newly into pipelined data covering flow out the pipelined data of the assembly line, accordingly modify each stream
The value of the directional bea con of water rank.
Optionally, after one directional bea con of definition for each flowing water rank, further includes:
According to the sequence of flowing water rank, the directional bea con is successively assigned a value of 0 to m-1.
Optionally, the value of the directional bea con for accordingly modifying each flowing water rank, comprising:
M-1 is assigned to the directional bea con for the flowing water rank that this duration is 0, the value of the directional bea con of other flowing water ranks subtracts 1.
Optionally, the value of the directional bea con for accordingly modifying each flowing water rank, comprising:
By it is described newly into pipelined data where the value of flowing water rank be assigned to the first directional bea con, other flowing water ranks are corresponding
The value of directional bea con subtracts 1.
A kind of device of instruction set simulator pipeline modeling, wherein include:
Constructing module, for assembly line to be configured to a two-dimensional structure body array, wherein n is the item number of assembly line, m
For the depth capacity of the flowing water rank of all assembly lines；
Definition module, for defining a directional bea con for each flowing water rank, the directional bea con refers to according to institute's assigned value
To corresponding pipelined data；
Processing module is used for each clock cycle, newly into the covering of flowing water content flow out the pipelined data of the assembly line,
Accordingly modify the value of the directional bea con of each flowing water rank.
Optionally, the definition module is also used to: after defining a directional bea con for each flowing water rank according to flowing water rank
Sequence, the directional bea con is successively assigned a value of 0 to m-1.
Optionally, the processing module, the value for accordingly modifying the directional bea con of each flowing water rank includes: that m-1 is assigned to this
The directional bea con for the flowing water rank that duration is 0, the value of the directional bea con of other flowing water ranks subtract 1.
Optionally, the processing module accordingly modifies the value of the directional bea con of each flowing water rank, comprising: by it is described newly into
The value of flowing water rank where flowing water content is assigned to the first directional bea con, and the value of other corresponding directional bea cons of flowing water rank subtracts 1.
A kind of device of instruction set simulator pipeline modeling, comprising: memory, processor and storage are on a memory simultaneously
The computer program that can be run on a processor, wherein the processor performs the steps of when executing described program
Assembly line is configured to a two-dimensional structure body array, wherein n is the item number of assembly line, and m is all assembly lines
The depth capacity of flowing water rank；
A directional bea con is defined for each flowing water rank, the directional bea con is directed toward corresponding flowing water number according to institute's assigned value
According to；
Each clock cycle, newly into pipelined data covering flow out the pipelined data of the assembly line, accordingly modify each stream
The value of the directional bea con of water rank.
A kind of instruction set simulator, including above-mentioned device
To sum up, the embodiment of the present disclosure provides a kind of method and device of instruction set simulator pipeline modeling, reduces number
The copy number of group data, improves efficiency, and promotes user experience.
Detailed description of the invention
Fig. 1 is the schematic diagram of the hardware realization flowing water unit of the relevant technologies；
Fig. 2 is the schematic diagram of the pipeline flush modeling of the complete analog hardware of the relevant technologies；
Fig. 3 is a kind of flow chart of the method for instruction set simulator pipeline modeling of the embodiment of the present disclosure；
Fig. 4 is the schematic diagram that the pipeline flush of the embodiment of the present disclosure models；
Fig. 5 is a kind of schematic diagram of the device of instruction set simulator pipeline modeling of the embodiment of the present disclosure.
Specific embodiment
To make the objectives, technical solutions, and advantages of the present invention clearer, below in conjunction with attached drawing to the present invention
Embodiment be described in detail.It should be noted that in the absence of conflict, in the embodiment and embodiment in the application
Feature can mutual any combination.
Fig. 3 is a kind of flow chart of the method for instruction set simulator pipeline modeling of the embodiment of the present disclosure, such as Fig. 3 institute
Show, the method for the present embodiment the following steps are included:
Assembly line is configured to a two-dimensional structure body array by step 11, wherein n is the item number of assembly line, and m is all
The depth capacity of assembly line；
Simplify design in this way.
Step 12 defines a directional bea con for each flowing water rank, and the directional bea con is directed toward corresponding according to institute's assigned value
Flowing water content；
Step 13, each clock cycle, newly into the covering of flowing water content flow out the flowing water content of the assembly line, accordingly repair
Change the value of the directional bea con of each flowing water rank.
In one embodiment, the value of the directional bea con for accordingly modifying each flowing water rank, comprising:
By it is described newly into flowing water content where the value of flowing water rank be assigned to the first directional bea con, other flowing water ranks are corresponding
The value of directional bea con subtracts 1.
In the present embodiment, when each clock cycle pipeline refreshes, this directional bea con only need to be updated, is directed toward it newly
Flowing water content, without copy refreshes flowing water content between flowing water rank.
The copy number of array data is greatly reduced using embodiment of the present disclosure the method, new command need to only be refreshed
Come in, i.e., n times structured data copies.The operational efficiency of ISS is improved, by actual verification, the operational efficiency of ISS assembly line
90%, ISS can be promoted and arrange operational efficiency promotion 15%, have biggish efficiency improvement for the simulation run of large scope software,
Shorten simulation time, promotes user experience.
The method of the present embodiment overcomes in existing processor design, period rank instruction set simulator pipeline modeling fortune
The lower problem of line efficiency, this method efficiently simulate the behavior of processor pipeline in the angle from software, have compared
The realization logic of full analog hardware is greatly improved in efficiency.
Disclosed method is described in detail with a specific embodiment below.
Firstly, establishing entire processor pipeline model, ignore the difference in length of each assembly line, it is unified according to max-flow
Pipeline depth m considers.
Because the implementing result finally instructed is determined by decoding unit and execution unit, this will not influence instruction
Implementing result.It is abstracted into the two-dimensional structure volume data pipeline [n] [m] of a n x m.
Secondly, a directional bea con is defined to each flowing water rank, and such as: stage1, stage2 ... ..stage<m>, Gu
Surely it is directed toward the assembly line content of certain single order.
Wherein, stageM (M=1,2,3 ..., m) is fixed is directed toward M rank flowing water, while its value is initialized as M-1.
Such as:
Stage1 is fixed to be directed toward the first rank flowing water, and value is initialized as 0；
Stage2 is fixed to be directed toward second-order flowing water, and value is initialized as 1；
…..
Stage<m>is fixed to be directed toward m rank flowing water, and value is initialized as m-1.
Furthermore each clock cycle need to only be done as follows flowing water rank mark:
Judge whether each flowing water rank value is 0, and if it is 0, otherwise indirect assignment m-1 directly subtracts 1.
The pipelined data for the pipelined data replacement outflow assembly line come in simultaneously with new value, the pipeline data newly come in
As the first rank flowing water, stage1 is fixed to be directed toward it, i.e., by newly into pipelined data where the value of flowing water rank be assigned to
stage1。
As shown in Figure 4.
Each period when being decoded or being executed, needs to quote the instruction code of each flowing water rank, then passes through following side
Formula obtains.
Such as: the pipelined data of reference the 1, the 3rd rank of assembly line, directly just by structural body pipeline [0] [stage3]
It can refer to.
Process for example:
In the n-th clock cycle, the state of assembly line is as follows, it is assumed that m=5, n=1:
| Stage mark | The flowing water rank of direction | Flowing water order evidence |
| Stage1=0 | First rank flowing water | pipeline[0][0] |
| Stage2=1 | Second-order flowing water | pipeline[0][1] |
| Stage3=2 | Third rank flowing water | pipeline[0][2] |
| Stage4=3 | Fourth order flowing water | pipeline[0][3] |
| Stage5=4 | 5th rank flowing water | pipeline[0][4] |
The state of N+1 cycle pipeline has been arrived after a clock cycle:
As it can be seen that the flowing water rank that each stage is directed toward is constant, the last single order stage5's of period N after stage updates
Flowing water rank content pipeline [0] [4] to period N+1, by data cover new in IB, while stage1 has been directed toward new number
According to.Similar, the data that other stage are directed toward also are changed, and have reached what pipeline data was flowed according to flow beat
Effect.
Fig. 5 is a kind of schematic diagram of the device of instruction set simulator pipeline modeling of the embodiment of the present disclosure, such as Fig. 5 institute
Show, the device of the present embodiment includes:
Constructing module, for assembly line to be configured to a two-dimensional structure body array, wherein n is the item number of assembly line, m
For the depth capacity of the flowing water rank of all assembly lines；
Definition module, for defining a directional bea con for each flowing water rank, the directional bea con refers to according to institute's assigned value
To corresponding pipelined data；
Processing module is used for each clock cycle, newly into the covering of flowing water content flow out the pipelined data of the assembly line,
Accordingly modify the value of the directional bea con of each flowing water rank.
In one embodiment, the definition module is also used to after defining a directional bea con for each flowing water rank: according to
The directional bea con is successively assigned a value of 0 to m-1 by the sequence of flowing water rank.
In one embodiment, the processing module, the value for accordingly modifying the directional bea con of each flowing water rank includes: to assign m-1
It is worth the directional bea con for the flowing water rank for being 0 to this duration, the value of the directional bea con of other flowing water ranks subtracts 1.
In one embodiment, the processing module accordingly modifies the value of the directional bea con of each flowing water rank, comprising: will be described
Newly into flowing water content where the value of flowing water rank be assigned to the first directional bea con, the value of other corresponding directional bea cons of flowing water rank subtracts
1。
The copy number of array data is greatly reduced using the device of the embodiment of the present disclosure, only new command need to be refreshed into
Come, i.e., n times structured data copies, and improves the operational efficiency of ISS, by actual verification, the operational efficiency of ISS assembly line can
It promotes 90%, ISS and arranges operational efficiency promotion 15%, have biggish efficiency improvement for the simulation run of large scope software, contract
Short simulation time promotes user experience.
The disclosure additionally provides a kind of device of instruction set simulator pipeline modeling, comprising: memory, processor and deposits
Store up the computer program that can be run on a memory and on a processor, wherein the processor is realized when executing described program
Following steps:
Assembly line is configured to a two-dimensional structure body array, wherein n is the item number of assembly line, and m is all assembly lines
The depth capacity of flowing water rank；
A directional bea con is defined for each flowing water rank, the directional bea con is directed toward corresponding flowing water number according to institute's assigned value
According to；
Each clock cycle, newly into pipelined data covering flow out the pipelined data of the assembly line, accordingly modify each stream
The value of the directional bea con of water rank.
The disclosure additionally provides a kind of instruction set simulator, the dress including above-mentioned instruction set simulator pipeline modeling
It sets.
The embodiment of the invention also provides a kind of computer readable storage mediums, are stored with computer executable instructions,
The computer executable instructions, which are performed, realizes the page processing method.
Those of ordinary skill in the art will appreciate that all or part of the steps in the above method can be instructed by program
Related hardware is completed, and described program can store in computer readable storage medium, such as read-only memory, disk or CD
Deng.Optionally, one or more integrated circuits can be used also to realize in all or part of the steps of above-described embodiment.Accordingly
Ground, each module/unit in above-described embodiment can take the form of hardware realization, can also use the shape of software function module
Formula is realized.The present invention is not limited to the combinations of the hardware and software of any particular form.
The above is only a preferred embodiment of the present invention, and certainly, the invention may also have other embodiments, without departing substantially from this
In the case where spirit and its essence, those skilled in the art make various corresponding changes in accordance with the present invention
And deformation, but these corresponding changes and modifications all should fall within the scope of protection of the appended claims of the present invention.
Claims (10)
1. a kind of method of instruction set simulator pipeline modeling, comprising:
Assembly line is configured to a two-dimensional structure body array, wherein n is the item number of assembly line, and m is the maximum of all assembly lines
Depth；
A directional bea con is defined for each flowing water rank, the directional bea con is directed toward corresponding pipelined data according to institute's assigned value；
Each clock cycle, newly into pipelined data covering flow out the pipelined data of the assembly line, accordingly modify each flowing water rank
Directional bea con value.
2. the method as described in claim 1, it is characterised in that: after one directional bea con of definition for each flowing water rank, also
Include:
According to the sequence of flowing water rank, the directional bea con is successively assigned a value of 0 to m-1.
3. method according to claim 2, it is characterised in that: the value of the directional bea con for accordingly modifying each flowing water rank, packet
It includes:
M-1 is assigned to the directional bea con for the flowing water rank that this duration is 0, the value of the directional bea con of other flowing water ranks subtracts 1.
4. the method as described in claim 1, it is characterised in that: the value of the directional bea con for accordingly modifying each flowing water rank, packet
It includes:
By it is described newly into pipelined data where the value of flowing water rank be assigned to the first directional bea con, other corresponding directions of flowing water rank
The value of mark subtracts 1.
5. a kind of device of instruction set simulator pipeline modeling characterized by comprising
Constructing module, for assembly line to be configured to a two-dimensional structure body array, wherein n is the item number of assembly line, and m is institute
There is the depth capacity of the flowing water rank of assembly line；
Definition module, for defining a directional bea con for each flowing water rank, the directional bea con is directed toward phase according to institute's assigned value
The pipelined data answered；
Processing module is used for each clock cycle, newly into the covering of flowing water content flow out the pipelined data of the assembly line, accordingly
Modify the value of the directional bea con of each flowing water rank.
6. device as claimed in claim 5, it is characterised in that:
The definition module is also used to: after defining a directional bea con for each flowing water rank according to the sequence of flowing water rank, by institute
It states directional bea con and is successively assigned a value of 0 to m-1.
7. device as claimed in claim 6, it is characterised in that:
The processing module, the value for accordingly modifying the directional bea con of each flowing water rank include: that m-1 is assigned to the stream that this duration is 0
The value of the directional bea con of water rank, the directional bea con of other flowing water ranks subtracts 1.
8. device as claimed in claim 5, it is characterised in that:
The processing module accordingly modifies the value of the directional bea con of each flowing water rank, comprising: by it is described newly into flowing water content where
The value of flowing water rank be assigned to the first directional bea con, the value of other corresponding directional bea cons of flowing water rank subtracts 1.
9. a kind of device of instruction set simulator pipeline modeling, comprising: memory, processor and storage are on a memory and can
The computer program run on a processor, which is characterized in that the processor performs the steps of when executing described program
Assembly line is configured to a two-dimensional structure body array, wherein n is the item number of assembly line, and m is the flowing water of all assembly lines
The depth capacity of rank；
A directional bea con is defined for each flowing water rank, the directional bea con is directed toward corresponding pipelined data according to institute's assigned value；
Each clock cycle, newly into pipelined data covering flow out the pipelined data of the assembly line, accordingly modify each flowing water rank
Directional bea con value.
10. a kind of instruction set simulator, which is characterized in that including such as described in any item devices of claim 5-9.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710971527.2A CN109683962B (en) | 2017-10-18 | 2017-10-18 | Method and device for modeling instruction set simulator assembly line |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710971527.2A CN109683962B (en) | 2017-10-18 | 2017-10-18 | Method and device for modeling instruction set simulator assembly line |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN109683962A true CN109683962A (en) | 2019-04-26 |
| CN109683962B CN109683962B (en) | 2023-08-29 |
Family
ID=66183330
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201710971527.2A Active CN109683962B (en) | 2017-10-18 | 2017-10-18 | Method and device for modeling instruction set simulator assembly line |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN109683962B (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110688304A (en) * | 2019-08-30 | 2020-01-14 | 中国科学院信息工程研究所 | Method and device for detecting completeness of processor instruction set and electronic equipment |
| CN113282219A (en) * | 2021-07-22 | 2021-08-20 | 深圳英集芯科技股份有限公司 | Method for drawing assembly line CPU architecture diagram and terminal equipment |
| CN113515348A (en) * | 2021-07-16 | 2021-10-19 | 江苏师范大学 | Simulator modeling method and device based on opportunity action flow |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20030135716A1 (en) * | 2002-01-14 | 2003-07-17 | Gil Vinitzky | Method of creating a high performance virtual multiprocessor by adding a new dimension to a processor's pipeline |
| US6826522B1 (en) * | 1999-06-21 | 2004-11-30 | Pts Corporation | Methods and apparatus for improved efficiency in pipeline simulation and emulation |
| CN101008891A (en) * | 2006-01-26 | 2007-08-01 | 深圳艾科创新微电子有限公司 | 5+3 levels pipeline structure and method in RISC CPU |
| CN101118485A (en) * | 2007-09-18 | 2008-02-06 | 成都方程式电子有限公司 | 8051 microcontroller dictate dictate flowing water system and realizing method |
| CN102761489A (en) * | 2012-07-17 | 2012-10-31 | 中国科学技术大学苏州研究院 | Inter-core communication method realizing data packet zero-copying based on pipelining mode |
| CN105975252A (en) * | 2016-04-29 | 2016-09-28 | 龙芯中科技术有限公司 | Method and device for realizing flow line of processing instructions and processor |
-
2017
- 2017-10-18 CN CN201710971527.2A patent/CN109683962B/en active Active
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6826522B1 (en) * | 1999-06-21 | 2004-11-30 | Pts Corporation | Methods and apparatus for improved efficiency in pipeline simulation and emulation |
| US20030135716A1 (en) * | 2002-01-14 | 2003-07-17 | Gil Vinitzky | Method of creating a high performance virtual multiprocessor by adding a new dimension to a processor's pipeline |
| CN101008891A (en) * | 2006-01-26 | 2007-08-01 | 深圳艾科创新微电子有限公司 | 5+3 levels pipeline structure and method in RISC CPU |
| CN101118485A (en) * | 2007-09-18 | 2008-02-06 | 成都方程式电子有限公司 | 8051 microcontroller dictate dictate flowing water system and realizing method |
| CN102761489A (en) * | 2012-07-17 | 2012-10-31 | 中国科学技术大学苏州研究院 | Inter-core communication method realizing data packet zero-copying based on pipelining mode |
| CN105975252A (en) * | 2016-04-29 | 2016-09-28 | 龙芯中科技术有限公司 | Method and device for realizing flow line of processing instructions and processor |
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110688304A (en) * | 2019-08-30 | 2020-01-14 | 中国科学院信息工程研究所 | Method and device for detecting completeness of processor instruction set and electronic equipment |
| CN110688304B (en) * | 2019-08-30 | 2021-04-27 | 中国科学院信息工程研究所 | Method and device for detecting completeness of processor instruction set and electronic equipment |
| CN113515348A (en) * | 2021-07-16 | 2021-10-19 | 江苏师范大学 | Simulator modeling method and device based on opportunity action flow |
| CN113515348B (en) * | 2021-07-16 | 2023-11-14 | 江苏师范大学 | Simulator modeling method and device based on opportunity action flow |
| CN113282219A (en) * | 2021-07-22 | 2021-08-20 | 深圳英集芯科技股份有限公司 | Method for drawing assembly line CPU architecture diagram and terminal equipment |
| CN113282219B (en) * | 2021-07-22 | 2021-09-28 | 深圳英集芯科技股份有限公司 | Method for drawing assembly line CPU architecture diagram and terminal equipment |
| WO2023000938A1 (en) * | 2021-07-22 | 2023-01-26 | 深圳英集芯科技股份有限公司 | Method for drawing pipelined cpu architecture diagram, and terminal device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN109683962B (en) | 2023-08-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN1885295B (en) | Building integrated circuits using logical units | |
| US9009447B2 (en) | Acceleration of string comparisons using vector instructions | |
| CN102207904B (en) | Device and method for being emulated to reconfigurable processor | |
| US20150378956A1 (en) | Memory physical layer interface logic for generating dynamic random access memory (dram) commands with programmable delays | |
| CN110569979A (en) | Logical-physical bit remapping method for noisy medium-sized quantum equipment | |
| CN109683962A (en) | A kind of method and device of instruction set simulator pipeline modeling | |
| US9256544B2 (en) | Way preparation for accessing a cache | |
| US9600384B2 (en) | System-on-chip verification | |
| CN111324294B (en) | Method and device for accessing tensor data | |
| CN112163394B (en) | CPU chip design method and device and electronic equipment | |
| CN102201022A (en) | Method and device for checking field programmable gate array (FPGA) | |
| US20160239278A1 (en) | Generating a schedule of instructions based on a processor memory tree | |
| WO2015187635A1 (en) | Extracting system architecture in high level synthesis | |
| US8768680B2 (en) | Simulator of multi-core system employing reconfigurable processor cores and method of simulating multi-core system employing reconfigurable processor cores | |
| CN104020982B (en) | With the efficient branch target buffer for returning to predictive ability | |
| CN101561833B (en) | Method for designing specific instruction set processor | |
| US20150006810A1 (en) | Register file with read ports clustered by entry | |
| WO2004017232A2 (en) | Method and apparatus for translating to a hardware description language from an architecture description language | |
| CN103268223B (en) | The method improving multiply-add class instruction execution performance in compilation process | |
| CN109891395A (en) | Debugging system and method | |
| CN107423030A (en) | Markov Monte carlo algorithm accelerated method based on FPGA heterogeneous platforms | |
| US20150058575A1 (en) | Precharge disable using predecoded address | |
| US20160246601A1 (en) | Technique for translating dependent instructions | |
| WO2021068253A1 (en) | Customized data stream hardware simulation method and apparatus, device, and storage medium | |
| US20190012418A1 (en) | Simulation program, method, and device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |