CN109659363A - A kind of preparation method of the low ohm contact structures of gallium nitride HEMT structure - Google Patents

A kind of preparation method of the low ohm contact structures of gallium nitride HEMT structure Download PDF

Info

Publication number
CN109659363A
CN109659363A CN201811385449.9A CN201811385449A CN109659363A CN 109659363 A CN109659363 A CN 109659363A CN 201811385449 A CN201811385449 A CN 201811385449A CN 109659363 A CN109659363 A CN 109659363A
Authority
CN
China
Prior art keywords
layer
gallium nitride
metal
preparation
titanium
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201811385449.9A
Other languages
Chinese (zh)
Inventor
王东
陈兴
吴勇
张进成
何滇
伍旭东
檀生辉
卫祥
张金生
郝跃
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Wuhu Research Institute of Xidian University
Original Assignee
Wuhu Research Institute of Xidian University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Wuhu Research Institute of Xidian University filed Critical Wuhu Research Institute of Xidian University
Priority to CN201811385449.9A priority Critical patent/CN109659363A/en
Publication of CN109659363A publication Critical patent/CN109659363A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/778Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
    • H01L29/7786Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/45Ohmic electrodes
    • H01L29/452Ohmic electrodes on AIII-BV compounds
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66446Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET]
    • H01L29/66462Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET] with a heterojunction interface channel or gate, e.g. HFET, HIGFET, SISFET, HJFET, HEMT

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Junction Field-Effect Transistors (AREA)

Abstract

A kind of production method of the low ohm contact structures of gallium nitride HEMT structure, belong to microelectronics technology, including substrate, low temperature nitride gallium nucleating layer, nitride buffer layer, gallium nitride channel layer, aluminum gallium nitride barrier layer, drain electrode, source electrode, gate electrode and dielectric layer, the wherein both ends of drain electrode and source electrode separation gate electrode, dielectric layer is additionally provided between gate electrode and aluminum gallium nitride barrier layer, Two-dimensional electron gas channel is formed between gallium nitride channel layer and aluminum gallium nitride barrier layer, manufacturing process of the present invention is simple, it is reproducible, it is suitable for the application of GaN base HEMT device.

Description

A kind of preparation method of the low ohm contact structures of gallium nitride HEMT structure
Technical field
The invention belongs to microelectronics technologies, are related to the preparation and reliability of semiconductor devices, specifically a kind of The production method of gallium nitride HEMT low resistance Ohmic contact based on X/Ti/Al/Ti/Au composite construction, wherein X is a kind of IV race The simple substance or alloy of element, the device of preparation can be used for high-power application.
Background technique
Third generation semiconductor material, that is, broad stopband (Wide Band Gap Semiconductor, abbreviation WBGS) semiconductor Material is grown up after first generation silicon, germanium and second generation GaAs, indium phosphide etc..In third generation semiconductor material, Gallium nitride (GaN) have broad-band gap, direct band gap, high breakdown electric field, lower dielectric constant, high electronics saturation drift velocity, Capability of resistance to radiation by force and the superior property such as good chemical stability, becomes and manufactures the micro- electricity of a new generation after germanium, silicon, GaAs The key semiconductor material of sub- device and circuit.Especially high temperature, high-power, high frequency and Flouride-resistani acid phesphatase electronic device and all-wave There is advantageous advantage in terms of long and short wavelength photoelectric device, be to realize high temperature and high-power, high frequency and anti-radiation, all-wave The ideal material of long photoelectric device, be the new and high technologies such as microelectronics, power electronics, photoelectron and national defense industry, information industry, The pillar industries such as mechanical and electrical industry and energy industry, which enter after 21 century to rely, continues the key basic material of development.
Summary of the invention
It is an object of the invention to be directed to the difficult point of the high ohmic contact resistance of gallium nitride HEMT power device, from device technology The optimization angle of preparation process proposes the gallium nitride HEMT low resistance Ohmic contact based on Sn/Ti/Al/Ti/Au composite construction Production method improves the performance of HEMT device to reduce ohmic contact resistance.
To achieve the above object, each layer of device architecture of the invention is successively arranged from bottom to up, including substrate, low temperature nitride Gallium nucleating layer, nitride buffer layer, gallium nitride channel layer, aluminum gallium nitride barrier layer, drain electrode, source electrode, gate electrode and dielectric layer, The wherein both ends of drain electrode and source electrode separation gate electrode, are additionally provided with dielectric layer, in nitrogen between gate electrode and aluminum gallium nitride barrier layer Change and forms Two-dimensional electron gas channel between gallium channel layer and aluminum gallium nitride barrier layer.
Preferably, the substrate is all material that can be used to epitaxial nitride gallium film, including insulation or semi-insulated The materials such as sapphire, silicon, silicon carbide, gallium nitride and diamond, size range 2-8inch.
Preferably, low temperature nitride gallium nucleating layer, 400-700 DEG C of growth temperature, film thickness 10-50nm, for being subsequent Nitride buffer layer growth provide nucleation node, improve gallium nitride film crystalline quality.
Preferably, the nitride buffer layer, to use metal organic source chemical vapor deposition (MOCVD) or other methods The gallium nitride film layer that unintentional doped growing is formed, film thickness range are 100nm-10um.Its quality directly affects then The quality of the hetero-junctions of growth, the various lattice defects in the region can also trapped electron, to influence the density of 2DEG.
Preferably, the channel of the high concentration 2DEG formed at the gallium nitride channel layer and AlGaN barrier functions bed boundary.
Preferably, the drain electrode and source electrode are closed using tin/titanium/aluminium/titanium/gold (Sn/Ti/Al/Ti/Au) multilayer Gold.Tin metal layer forms N-type heavy doping with a thickness of 1-20nm, reduces ohmic contact resistance.
Preferably, the gate electrode is conventional Schottky contacts or metal-dielertric-semiconductor structure.
Preferably, the insulating medium layer is SiNxOr SiO2Thin-film material is straight with gate electrode for completely cutting off AlGaN Contact reduces grid leak electricity, improves device electric breakdown strength.
Preferably, Ohmic contact refers to contact of the X/Ti/Al/Ti/Au alloy with AlGaN/GaN, the resistance of contact surface Value is much smaller than the resistance of semiconductor itself, will not generate apparent additional impedance, will not make inside AlGaN/GaN hetero-junctions Significant change occurs for equilibrium carrier concentration.When device works, most voltage drop is at behaviour area (Active region) Without the C-V characteristic in contact surface, during will not influence.In high frequency and high power device, Ohmic contact is to design and manufacture One of critical issue.
The Ohmic contact is prepared on the principle AlGaN/GaN hetero-junctions using tunnel-effect.Metal and When semiconductor contact, if doping content of semiconductor is very high, potential barrier sector width can be thinning, and ohmic contact resistance becomes smaller, and electronics is very It is easy to generate tunnel current by tunnel-effect.Its contact resistance size is defined by formula 1:
Wherein, mn *Indicate that electron effective mass, ε indicate dielectric constant, NDIndicate doping concentration.It can be seen from formula 1 Doping concentration is higher, contact resistance RcSmaller, present invention introduces X metal, the first purpose is to improve AlGaN/GaN hetero-junctions table The electron adulterated concentration of the N-type in face.
The ohmic contact resistance generally uses transmission line model (Transmission Line Model:TLM) to carry out Measurement.Table top is formed by etachable material surface, is fabricated to a series of a length of W linearly arranged, the rectangular metal electricity that width is d Pole.A different spacing is all corresponding between every two adjacent electrode, all-in resistance R consists of two parts:
Wherein, Rc is contact resistance size, RSHFor the square resistance of material, L is the spacing of adjacent two electrode.
Preferably, the Schottky contacts refer to contact of the alloys such as Ni/Au with AlGaN/GaN, since the two combines Contact berrier is higher afterwards, forms Schottky contacts.
Preferably, the X/Ti/Al/Ti/Au alloy is prepared using electron beam evaporation method, successively sputter X, Five kinds of materials of Ti, Al, Ti, Au form multiple layer metal, finally form alloy by high annealing.
Preferably, the Ti/Al/Ti/Au is as traditional alloying metal, and wherein Al is natural Ohmic contact material Material, basic work function is low, using affected for main material;First layer Ti can form TiN, while shape with bottom AlGaN/GaN At a large amount of vacancy N for playing n-type doping, contact resistance is reduced;Protective layer of the Au as top layer, protects alloy not by air oxygen Change;Second layer Ti prevents Au from permeating downwards as barrier layer.
Preferably, the X is formed with bottom AlGaN/GaN phase separation as the film layer deposited at first and is largely played N-shaped The vacancy N of doping reduces contact berrier.
Preferably, the high-temperature annealing process, temperature range are 300 DEG C -1000 DEG C, annealing time 5-300s.
Preferably, the ohmic contact resistance is capable of mutual conductance and the saturation current of effective influence HEMT device.Ohm Contact resistance is lower, and the mutual conductance of device is higher, and saturation current is bigger, and the electrical characteristics of device are better.
Preferably, the X metal layer with a thickness of 3nm, 5nm or 8nm.
In the present invention, it is to utilize under vacuum conditions that the electron beam evaporation method, which is one kind of vacuum vapor plating, Electron beam carries out directly heating evaporation material, makes to evaporate material gasification and transport to substrate, condensation forms film in substrate Method.In electron beam heater, the substance being heated is placed in the crucible of water cooling, can avoid evaporation material and sidewall of crucible Reacting influences the quality of film, and therefore, electron beam vapor deposition method can prepare high purity films, while heavy in same evaporation Multiple crucibles can be disposed in product device, realization is simultaneously or separately evaporated, and a variety of different substances are deposited.It is steamed by electron beam Hair, any material can be evaporated, and different materials need to use different types of crucible to obtain evaporation rate to be achieved.
Compared with prior art, the invention has the advantages that and technical effect:
The device is a kind of HEMT devices of GaN base, the Ohmic contact formed using this method, For contact resistance lower than the state of the art (reducing by 0.2 Ω .cm or so), the conducting resistance of device can decline 10%-20%, mutual conductance Increase 5%-15%, and manufacturing process is simple, reproducible feature.In combination with the original high threshold electricity of device HEMT Pressure, high-breakdown-voltage, high current density and excellent pinch-off behavior are suitable for high-power electronic device applications.
Detailed description of the invention
Fig. 1 is the structural diagram of the present invention.
Wherein: 101- substrate, 102- nucleating layer, 103- buffer layer, 104- channel layer, 105- aluminum gallium nitride barrier layer, 106- Drain electrode, 107- source electrode, 108- gate electrode, 109- Two-dimensional electron gas channel, 110- dielectric layer.
Specific embodiment
To be easy to understand the technical means, the creative features, the aims and the efficiencies achieved by the present invention, below with reference to Specific embodiment, the present invention is further explained.
Each layer of device architecture of the invention is successively arranged from bottom to up, comprising: substrate 101, low temperature nitride gallium nucleating layer 102, nitride buffer layer 103, gallium nitride channel layer 104, aluminum gallium nitride barrier layer 105, drain electrode 106, source electrode 107, grid electricity Pole 108 and dielectric layer 110, wherein drain electrode 106 and source electrode 107 are lived apart the both ends of gate electrode 108, gate electrode 108 and gallium aluminium It is additionally provided with dielectric layer 112 between nitrogen barrier layer 105, forms two dimension between gallium nitride channel layer 104 and aluminum gallium nitride barrier layer 105 Electron gas channel 109.Device architecture of the invention is prepared by the following method:
Embodiment 1
(1) using MOCVD technology and equipment in substrate (insulation or semi-insulated sapphire, silicon, silicon carbide, gallium nitride, oxygen Change zinc or diamond etc.) material progress AlGaN/GaN heterogenous junction epitaxy.The technology is general traditional technology, and AlGaN/GaN is heterogeneous Junction structure successively includes GaN buffer layer (102), low temperature GaN nucleating layer (103), GaN channel layer (104), AlGaN barrier functions The channel (110) for the high concentration 2DEG that layer (105) and interface are formed.
(2) it is deposited using plasma-reinforced chemical deposition method (PECVD) on above-mentioned AlGaN/GaN heterojunction material surface Layer of sinxOr SiO2Film layer is as dielectric layer, with a thickness of 100-200nm.
(3) above-mentioned material is subjected to organic washing, uses lithography and etching technology by hetero-junctions both ends after cleaning Thin film dielectric layer is dispelled, remaining place retains photoresist coating, forms source-drain electrode groove.
(4) above-mentioned material is subjected to organic washing, metal deposit is carried out using electron beam evaporation technique after cleaning.According to Secondary deposit Germanium (Ge), titanium (Ti), aluminium (Al), titanium (Ti) and golden (Au) five kinds of metals, the thickness of five layers of metal layer be respectively 3nm, 20nm, 1500nm, 30nm and 100nm.The multiple layer metal above photoresist is dispelled using metal-stripping equipment after vapor deposition Fall, forms the pattern for only having above-mentioned hetero-junctions both ends just to there is the multiple layer metal.
(5) above-mentioned material is subjected to organic washing, above-mentioned material is made annealing treatment after cleaning, annealing temperature is 700-900 DEG C, annealing time 10-60s.
(6) above-mentioned material is subjected to organic washing, it will be among hetero-junctions using lithography and etching technology after cleaning Thin film dielectric layer is dispelled, remaining place retains photoresist coating, forms gate electrode groove.
(7) above-mentioned material is subjected to organic washing, metal deposit is carried out using electron beam evaporation technique after cleaning.According to Secondary deposition nickel (Ni), platinum (Pt), golden (Au) and four kinds of metals of titanium (Ti), thickness distinguish 15nm, 20nm, 5000nm and 5nm.It steams The multiple layer metal above photoresist is dispelled using metal-stripping equipment after plating, forms grid among only above-mentioned hetero-junctions Just there is the pattern of the multiple layer metal in electrode position.
Embodiment 2
(1) using MOCVD technology and equipment in substrate (insulation or semi-insulated sapphire, silicon, silicon carbide, gallium nitride, oxygen Change zinc or diamond etc.) material progress AlGaN/GaN heterogenous junction epitaxy.The technology is general traditional technology, and AlGaN/GaN is heterogeneous Junction structure successively includes GaN buffer layer (102), low temperature GaN nucleating layer (103), GaN channel layer (104), AlGaN barrier functions The channel (109) for the high concentration 2DEG that layer (105) and interface are formed.
(2) it is deposited using plasma-reinforced chemical deposition method (PECVD) on above-mentioned AlGaN/GaN heterojunction material surface Layer of sinxOr SiO2Film layer is as dielectric layer, with a thickness of 200nm.
(3) above-mentioned material is subjected to organic washing, uses lithography and etching technology by hetero-junctions both ends after cleaning Thin film dielectric layer is dispelled, remaining place retains photoresist coating, forms source-drain electrode groove.
(4) above-mentioned material is subjected to organic washing, metal deposit is carried out using electron beam evaporation technique after cleaning.According to Secondary deposition germanium-silicon alloy (GeSi), titanium (Ti), aluminium (Al), titanium (Ti) and golden (Au) five kinds of metals, the thickness point of five layers of metal layer It Wei not 3nm, 20nm, 1500nm, 30nm and 100nm.Use metal-stripping equipment by the multilayer above photoresist after vapor deposition Metal is dispelled, and the pattern for only having above-mentioned hetero-junctions both ends just to there is the multiple layer metal is formed.
(5) above-mentioned material is subjected to organic washing, above-mentioned material is made annealing treatment after cleaning, annealing temperature is 830 DEG C, annealing time 30s.
(6) above-mentioned material is subjected to organic washing, it will be among hetero-junctions using lithography and etching technology after cleaning Thin film dielectric layer is removed, remaining place retains photoresist coating, forms gate electrode groove.
(7) above-mentioned material is subjected to organic washing, metal deposit is carried out using electron beam evaporation technique after cleaning.According to Secondary deposition nickel (Ni), platinum (Pt), golden (Au) and four kinds of metals of titanium (Ti), thickness distinguish 15nm, 20nm, 5000nm and 5nm.It steams The multiple layer metal above photoresist is dispelled using metal-stripping equipment after plating, forms grid among only above-mentioned hetero-junctions Just there is the pattern of the multiple layer metal in electrode position.
Embodiment 3
(1) using MOCVD technology and equipment in substrate (insulation or semi-insulated sapphire, silicon, silicon carbide, gallium nitride, oxygen Change zinc or diamond etc.) material progress AlGaN/GaN heterogenous junction epitaxy.The technology is general traditional technology, and AlGaN/GaN is heterogeneous Junction structure successively includes GaN buffer layer (102), low temperature GaN nucleating layer (103), GaN channel layer (104), AlGaN barrier functions The channel (109) for the high concentration 2DEG that layer (105) and interface are formed.
(2) it is deposited using plasma-reinforced chemical deposition method (PECVD) on above-mentioned AlGaN/GaN heterojunction material surface Layer of sinxOr SiO2Film layer is as dielectric layer, with a thickness of 200nm.
(3) above-mentioned material is subjected to organic washing, uses lithography and etching technology by hetero-junctions both ends after cleaning Thin film dielectric layer is dispelled, remaining place retains photoresist coating, forms source-drain electrode groove.
(4) above-mentioned material is subjected to organic washing, metal deposit is carried out using electron beam evaporation technique after cleaning.According to Secondary deposition tin (Sn), titanium (Ti), aluminium (Al), titanium (Ti) and golden (Au) five kinds of metals, the thickness of five layers of metal layer be respectively 3nm, 20nm, 1500nm, 30nm and 100nm.The multiple layer metal above photoresist is dispelled using metal-stripping equipment after vapor deposition Fall, forms the pattern for only having above-mentioned hetero-junctions both ends just to there is the multiple layer metal.
(5) above-mentioned material is subjected to organic washing, above-mentioned material is made annealing treatment after cleaning, annealing temperature is 830 DEG C, annealing time 30s.
(6) above-mentioned material is subjected to organic washing, it will be among hetero-junctions using lithography and etching technology after cleaning Thin film dielectric layer is dispelled, remaining place retains photoresist coating, forms gate electrode groove.
(7) above-mentioned material is subjected to organic washing, metal deposit is carried out using electron beam evaporation technique after cleaning.According to Secondary deposition nickel (Ni), platinum (Pt), golden (Au) and four kinds of metals of titanium (Ti), thickness distinguish 15nm, 20nm, 5000nm and 5nm.It steams The multiple layer metal above photoresist is dispelled using metal-stripping equipment after plating, forms grid among only above-mentioned hetero-junctions Just there is the pattern of the multiple layer metal in electrode position.
As known by the technical knowledge, the present invention can pass through the embodiment party of other essence without departing from its spirit or essential feature Case is realized.Therefore, embodiment disclosed above, in all respects are merely illustrative, not the only.Institute Have within the scope of the present invention or is included in the invention in the change being equal in the scope of the present invention.

Claims (9)

1. a kind of preparation method of the low ohm contact structures of gallium nitride HEMT structure, which comprises the steps of:
(1) unintentional doping techniques and equipment is deposited using metal organic vapor to serve as a contrast in sapphire, silicon or silicon carbide etc. Bottom material carries out AlGaN/GaN heterogenous junction epitaxy, and AlGaN/GaN heterojunction structure successively includes GaN buffer layer (102), low temperature The high concentration 2DEG's that GaN nucleating layer (103), GaN channel layer (104), AlGaN barrier functions layer (105) and interface are formed Two-dimensional electron gas channel (109);
(2) layer of sin is deposited on above-mentioned AlGaN/GaN heterojunction material surface using plasma-reinforced chemical deposition methodxAs Dielectric layer, with a thickness of 100-200nm;
(3) above-mentioned material for obtaining step (2) carries out organic washing, will be heterogeneous using lithography and etching technology after cleaning The thin film dielectric layer at knot both ends is dispelled, remaining place retains photoresist coating, forms source-drain electrode groove;
(4) above-mentioned material for obtaining step (3) carries out organic washing, carries out gold using electron beam evaporation technique after cleaning Belong to deposition, be sequentially depositing X, titanium, aluminium, titanium and golden five kinds of metals, wherein X is simple substance or the conjunction of IV-A race metallic element of one kind Gold, the thickness of five layers of metal layer are respectively 3nm, 20nm, 1500nm, 30nm and 100nm, are set after vapor deposition using metal-stripping It is standby to dispel the multiple layer metal above photoresist, form the pattern for only having above-mentioned hetero-junctions both ends just to there is the multiple layer metal;
(5) above-mentioned material for obtaining step (4) carries out organic washing, makes annealing treatment after cleaning to above-mentioned material, Annealing temperature is 700-900 DEG C, annealing time 10-60s;
(6) above-mentioned material for obtaining step (5) carries out organic washing, will be heterogeneous using lithography and etching technology after cleaning The intermediate thin film dielectric layer of knot is dispelled, remaining place retains photoresist coating, forms gate electrode groove;
(7) above-mentioned material for obtaining step (6) carries out organic washing, carries out gold using electron beam evaporation technique after cleaning Belong to deposition, be sequentially depositing four kinds of nickel, platinum, gold and titanium metals, thickness distinguishes 15nm, 20nm, 5000nm and 5nm, after vapor deposition The multiple layer metal above photoresist is dispelled using metal-stripping equipment, forms gate electrode position among only above-mentioned hetero-junctions Just there is the pattern of the multiple layer metal.
2. a kind of preparation method of low ohm contact structures of gallium nitride HEMT structure according to claim 1, feature exist In this kind of structure includes substrate layer (101), low temperature nitride gallium nucleating layer (102), nitride buffer layer (103), gallium nitride channel Layer (104), aluminum gallium nitride barrier layer (105), the drain electrode (106) at both ends of living apart and the grid among source electrode (107) and the two Electrode (108), above layers are successively arranged from bottom to up, are additionally provided with Jie between gate electrode (108) and aluminum gallium nitride barrier layer (105) Matter layer (110), substrate layer size are 2-8inch, and material is any one in silicon, silicon carbide, gallium nitride and diamond.
3. a kind of preparation method of low ohm contact structures of gallium nitride HEMT structure according to claim 2, feature exist In, 400-700 DEG C of growth temperature of the low temperature nitride gallium nucleating layer (102), film thickness 10-50nm.
4. a kind of preparation method of low ohm contact structures of gallium nitride HEMT structure according to claim 2, feature exist In the nitride buffer layer (103) deposits the semi-insulating height that unintentional doped growing is formed using metal organic vapor The gallium nitride film layer of quality, film thickness range are 100nm-10um.
5. a kind of preparation method of low ohm contact structures of gallium nitride HEMT structure according to claim 2, feature exist In the gallium nitride channel layer (104) deposits the semi-insulating height that unintentional doped growing is formed using metal organic vapor The gallium nitride channel thin-film layer of quality, film thickness range are 50-200nm.
6. a kind of preparation method of low ohm contact structures of gallium nitride HEMT structure according to claim 2, feature exist In the structural formula of the aluminum gallium nitride barrier layer (105) is AlxGa1-xN, wherein 0 < x < 1, with a thickness of 5-35nm.
7. a kind of preparation method of low ohm contact structures of gallium nitride HEMT structure according to claim 2, feature exist In the drain electrode (106) and source electrode (107) of top two sides are all made of X/ titanium/aluminium/titanium/gold multilayer alloy, and wherein X is a kind of The simple substance or alloy of IV race's element, X and aluminum gallium nitride barrier layer form N-type heavy doping, and X metal thickness is 2-10nm, drain electrode (106) and source electrode (107) is prepared using the method for electron beam evaporation.
8. a kind of preparation method of low ohm contact structures of gallium nitride HEMT structure according to claim 8, feature exist In X/ titanium/aluminium/titanium/gold multilayer alloy and the Ohmic contact method of aluminum gallium nitride barrier layer (105) are as follows:
In a nitrogen environment, by 600 DEG C -1000 DEG C of the thermal annealing process of 15-180s time, make X/ titanium/aluminium/titanium/gold Multilayer alloy and aluminum gallium nitride barrier layer (105) form Ohmic contact.
9. a kind of preparation method of low ohm contact structures of gallium nitride HEMT structure according to claim 2, feature exist In the gate electrode (108) is Schottky junction structure or metal-dielertric-semiconductor structure.
CN201811385449.9A 2018-11-20 2018-11-20 A kind of preparation method of the low ohm contact structures of gallium nitride HEMT structure Pending CN109659363A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201811385449.9A CN109659363A (en) 2018-11-20 2018-11-20 A kind of preparation method of the low ohm contact structures of gallium nitride HEMT structure

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201811385449.9A CN109659363A (en) 2018-11-20 2018-11-20 A kind of preparation method of the low ohm contact structures of gallium nitride HEMT structure

Publications (1)

Publication Number Publication Date
CN109659363A true CN109659363A (en) 2019-04-19

Family

ID=66111529

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201811385449.9A Pending CN109659363A (en) 2018-11-20 2018-11-20 A kind of preparation method of the low ohm contact structures of gallium nitride HEMT structure

Country Status (1)

Country Link
CN (1) CN109659363A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110571273A (en) * 2019-07-19 2019-12-13 华南理工大学 GaN HEMT device and method for synchronously preparing source, drain and grid
CN110690283A (en) * 2019-09-24 2020-01-14 中国电子科技集团公司第十三研究所 Homoepitaxial gallium nitride transistor device structure
CN114038750A (en) * 2021-11-05 2022-02-11 西安电子科技大学芜湖研究院 Preparation method of gallium nitride power device

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1728349A (en) * 2004-07-28 2006-02-01 中国科学院半导体研究所 The manufacture method of aluminum-gallium-nitrogen/gallium nitride transistor with high electron mobility
US20070158683A1 (en) * 2005-12-13 2007-07-12 Sheppard Scott T Semiconductor devices including implanted regions and protective layers and methods of forming the same
CN103928511A (en) * 2014-04-16 2014-07-16 中国电子科技集团公司第十三研究所 Ohmic contact system suitable for gallium nitride component
CN105789047A (en) * 2016-05-13 2016-07-20 中国科学院半导体研究所 Preparation method of enhanced AlGaN/GaN high-electron mobility transistor

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1728349A (en) * 2004-07-28 2006-02-01 中国科学院半导体研究所 The manufacture method of aluminum-gallium-nitrogen/gallium nitride transistor with high electron mobility
US20070158683A1 (en) * 2005-12-13 2007-07-12 Sheppard Scott T Semiconductor devices including implanted regions and protective layers and methods of forming the same
CN103928511A (en) * 2014-04-16 2014-07-16 中国电子科技集团公司第十三研究所 Ohmic contact system suitable for gallium nitride component
CN105789047A (en) * 2016-05-13 2016-07-20 中国科学院半导体研究所 Preparation method of enhanced AlGaN/GaN high-electron mobility transistor

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110571273A (en) * 2019-07-19 2019-12-13 华南理工大学 GaN HEMT device and method for synchronously preparing source, drain and grid
CN110571273B (en) * 2019-07-19 2024-05-17 华南理工大学 GaN HEMT device and method for synchronously preparing source, drain and grid
CN110690283A (en) * 2019-09-24 2020-01-14 中国电子科技集团公司第十三研究所 Homoepitaxial gallium nitride transistor device structure
CN114038750A (en) * 2021-11-05 2022-02-11 西安电子科技大学芜湖研究院 Preparation method of gallium nitride power device
CN114038750B (en) * 2021-11-05 2022-12-02 西安电子科技大学芜湖研究院 Preparation method of gallium nitride power device

Similar Documents

Publication Publication Date Title
Dang et al. Mist-CVD Grown Sn-Doped $\alpha $-Ga 2 O 3 MESFETs
US10580879B2 (en) Enhancement-mode GaN-based HEMT device on Si substrate and manufacturing method thereof
CN109638071A (en) A kind of structure and preparation method thereof based on Si underlayer nitriding gallium HEMT low resistance Ohmic contact
CN104465748B (en) A kind of enhanced HEMT device of GaN base and preparation method thereof
CN104393039B (en) InAlN/AlGaN enhanced-type high-electron mobility transistor and manufacturing method thereof
CN101478006B (en) Terahertz GaN Gunn diode based on conducting type SiC substrate and manufacturing process thereof
CN107680998A (en) A kind of GaN base p-type grid HFET devices and preparation method thereof
CN109659363A (en) A kind of preparation method of the low ohm contact structures of gallium nitride HEMT structure
CN108431963B (en) Semiconductor element and electric device using the same
CN103390640B (en) A kind of with Bi2se3thin film is silicon carbide Schottky junction and the preparation method of contact layer
CN109742021B (en) Gallium nitride-based ohmic contact structure and preparation method thereof
CN109659362A (en) A kind of structure and preparation method thereof based on the low ohm contact resistance of gallium nitride power HEMT structure
CN114899227A (en) Enhanced gallium nitride-based transistor and preparation method thereof
Basu et al. AlGaN/GaN metal-oxide-semiconductor high electron mobility transistor with liquid phase deposited Al2O3 as gate dielectric
CN207925477U (en) A kind of AlGaN/GaN hetero-junctions HEMT devices with Si-CMOS process compatibles
CN109585544A (en) A kind of structure and preparation method thereof based on the enhanced HEMT device low resistance Ohmic contact of gallium nitride
CN106783997B (en) A kind of high mobility transistor and preparation method thereof
CN109659358A (en) A kind of low ohm contact resistance structure of gallium nitride HEMT and preparation method thereof
CN110890423A (en) High-voltage gallium nitride power device structure and preparation method thereof
CN108878509B (en) Gallium nitride transistor and method for manufacturing same
JP2013140981A (en) Nitride-based semiconductor element and manufacturing method therefore
CN103904112B (en) Depletion type insulated gate AlGaN/GaN device architecture and preparation method thereof
CN114725022A (en) Based on GaOxPreparation method of-GaN CMOS inverter
CN115458596A (en) HEMT based on Fin-JFET gate structure and manufacturing method thereof
CN111081762B (en) Epitaxial structure of HEMT device

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication

Application publication date: 20190419

RJ01 Rejection of invention patent application after publication