CN109656298B - Push-pull output circuit - Google Patents
Push-pull output circuit Download PDFInfo
- Publication number
- CN109656298B CN109656298B CN201811625496.6A CN201811625496A CN109656298B CN 109656298 B CN109656298 B CN 109656298B CN 201811625496 A CN201811625496 A CN 201811625496A CN 109656298 B CN109656298 B CN 109656298B
- Authority
- CN
- China
- Prior art keywords
- resistor
- module
- power supply
- output
- push
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 230000005669 field effect Effects 0.000 claims abstract description 14
- 238000000034 method Methods 0.000 description 3
- 239000003990 capacitor Substances 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
- G05F1/10—Regulating voltage or current
- G05F1/46—Regulating voltage or current wherein the variable actually regulated by the final control device is dc
- G05F1/56—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Electromagnetism (AREA)
- General Physics & Mathematics (AREA)
- Radar, Positioning & Navigation (AREA)
- Automation & Control Theory (AREA)
- Logic Circuits (AREA)
- Amplifiers (AREA)
Abstract
The invention discloses a push-pull output circuit, which comprises: a first module and a second module; the first module comprises two identical NOMS field effect transistors, input signals are respectively input to the two identical NOMS field effect transistors of the first module and are used for separating the input signals into two identical signals, and the first module respectively inputs the two identical signals to the second module; the second module is a push-pull output circuit, and comprises two transistors with different polarities, and the transistors are used for realizing rail-to-rail output. The invention is suitable for occasions with small input driving current, rail-to-rail output requirement, wider working voltage and large output driving current. And the push-pull output circuit is independently integrated to generate an output driving chip.
Description
Technical Field
The invention relates to the technical field of push-pull circuits, in particular to a push-pull output circuit for realizing rail-to-rail output.
Background
The common push-pull output voltage is the voltage of the power supply minus one PN junction voltage, and the rail-to-rail output is the voltage of the power supply minus one voltage less than about 100mV, so that the common push-pull output circuit cannot realize rail-to-rail output, and no integrated output driving chip for realizing rail-to-rail output independently exists at present.
Disclosure of Invention
In order to overcome the defects in the prior art, the invention provides a push-pull output circuit which is suitable for occasions with small input driving current, rail-to-rail output requirement, wider working voltage and large output driving current. And the push-pull output circuit is independently integrated to generate an output driving chip.
In order to achieve the above purpose, the present invention adopts the following technical scheme, including:
a push-pull output circuit, the push-pull circuit comprising: a first module and a second module;
the first module comprises two identical NOMS field effect transistors, input signals are respectively input to the two identical NOMS field effect transistors of the first module and are used for separating the input signals into two identical output signals, and the first module respectively inputs the two identical output signals to the second module;
the second module is a push-pull output circuit for realizing rail-to-rail output.
The components of the first module include: resistor R1, resistor R2, and two identical NOMS field effect transistors, namely Q1: A and Q1: B, wherein,
The grid G of the Q1:A is connected with the input end Vin; the source electrode S of the Q1:A is grounded; the drain electrode of the Q1:A is connected with the resistor R1;
One end of the resistor R1 is connected with the drain electrode D of the Q1:A, and the other end of the resistor R1 is connected with a power supply Vcc 1;
the grid G of the Q1:B is also connected with the input end Vin; the source electrode S of the Q1:B is grounded; the drain electrode of the Q1:B is connected with the resistor R2;
One end of the resistor R2 is connected with the drain electrode D of the Q1:B, and the other end of the resistor R2 is connected with a power supply Vcc 2;
The components of the second module include: resistor R3, resistor R4, resistor R5, and two transistors of different polarity, namely Q2: A and Q2: B. Wherein,
The Q2A is PNP triode or PMOS field effect transistor for high-end driving; the Q2 is an NPN transistor or an NMOS field effect transistor correspondingly and is used for low-end driving;
The base electrode B of the Q2:A is connected with the resistor R3; the emitter E of the Q2A is connected with a power supply Vcc 3; the collector C of the Q2:A is connected with the resistor R4;
One end of the resistor R3 is connected with the base electrode B of the Q2:A, and the other end of the resistor R3 is connected with the drain electrode D of the Q1:A;
One end of the resistor R4 is connected with the collector C of the Q2:A; the other end of the resistor R4 is connected with the resistor R5, and the other end of the resistor R4 is also connected with the output end Vout;
one end of the resistor R5 is connected with the collector C of the Q2:B; the other end of the resistor R5 is connected with the resistor R4, and the other end of the resistor R5 is also connected with an output end Vout;
the base electrode B of the Q2:B is connected with the drain electrode D of the Q1:B; the emitter E of the Q2:B is grounded; and the collector C of the Q2:B is connected with the resistor R5.
The resistor R1 is used for guaranteeing that Q2:A can be reliably cut off, and the resistance value of the resistor R1 is more than or equal to 10 kiloohms.
The resistance values of the resistor R2 and the resistor R3 are equal, and the resistor R2 and the resistor R3 are used for ensuring that the base B of the Q2:A and the base B of the Q2:B can both obtain bias currents with the same size;
the resistance values of the resistor R4 and the resistor R5 are equal, and the resistor R4 and the resistor R5 are used for guaranteeing consistency of output signals.
The model numbers of the Q1A and the Q1B are FDC6561;
The model numbers of the Q2A and the Q2B are HN1B01FDW1T.
The power supply Vcc1, the power supply Vcc2 and the power supply Vcc3 are all power supplies of the circuit, and the same power supply voltage is adopted as the power supply of Vcc.
The invention has the advantages that:
The invention is suitable for occasions with small input driving current, rail-to-rail output requirement, wider working voltage and large output driving current. And the push-pull output circuit is independently integrated to generate an output driving chip.
Drawings
Fig. 1 is a circuit diagram of a push-pull output circuit of the present invention.
Detailed Description
The technical solutions of the embodiments of the present invention will be clearly and completely described below with reference to the drawings in the embodiments of the present invention, and it is apparent that the described embodiments are only some embodiments of the present invention, not all embodiments. All other embodiments, which can be made by those skilled in the art based on the embodiments of the invention without making any inventive effort, are intended to be within the scope of the invention.
As shown in fig. 1, a push-pull output circuit is divided into two parts, namely a first module and a second module; inputting an input Vin to the first module; the first module is configured to split an input signal of the input terminal Vin into two identical signals, and input the two identical signals to the second module respectively; the second module is a push-pull output circuit for realizing rail-to-rail output.
The components of the first module include: resistor R1, resistor R2, and two identical NOMS field effect transistors, namely Q1: A and Q1: B. Wherein,
The grid G of the Q1:A is connected with the input end Vin; the source electrode S of the Q1:A is grounded; the drain electrode of the Q1:A is connected with the resistor R1;
One end of the resistor R1 is connected with the drain electrode D of the Q1:A, and the other end of the resistor R1 is connected with a power supply Vcc 1;
the grid G of the Q1:B is also connected with the input end Vin; the source electrode S of the Q1:B is grounded; the drain electrode of the Q1:B is connected with the resistor R2;
One end of the resistor R2 is connected with the drain electrode D of the Q1:B, and the other end of the resistor R2 is connected with a power supply Vcc 2.
The components of the second module include: resistor R3, resistor R4, resistor R5, and two transistors of different polarity, namely Q2: A and Q2: B. Wherein,
The Q2A is PNP triode or PMOS field effect transistor for high-end driving; the Q2B is an NPN (negative-positive-negative) transistor or an NMOS (negative-positive-negative) field effect transistor and is used for low-end driving; in the embodiment, the Q2A adopts a PNP triode, and the Q2B adopts an NPN triode;
The base electrode B of the Q2:A is connected with the resistor R3; the emitter E of the Q2A is connected with a power supply Vcc 3; the collector C of the Q2:A is connected with the resistor R4;
One end of the resistor R3 is connected with the base electrode B of the Q2:A, and the other end of the resistor R3 is connected with the drain electrode D of the Q1:A;
One end of the resistor R4 is connected with the collector C of the Q2:A; the other end of the resistor R4 is connected with the resistor R5, and the other end of the resistor R4 is also connected with the output end Vout;
one end of the resistor R5 is connected with the collector C of the Q2:B; the other end of the resistor R5 is connected with the resistor R4, and the other end of the resistor R5 is also connected with an output end Vout;
the base electrode B of the Q2:B is connected with the drain electrode D of the Q1:B; the emitter E of the Q2:B is grounded; and the collector C of the Q2:B is connected with the resistor R5.
The power supply Vcc1, the power supply Vcc2 and the power supply Vcc3 are all power supply sources of the circuit, and the power supply voltage of the circuit is Vcc, in the actual process, one power supply source with the voltage of Vcc is adopted, and the power supply source is respectively used as the power supply Vcc1, the power supply Vcc2 and the power supply Vcc3;
One end of the power supply is respectively connected to the circuit of the invention, namely, the circuit is supplied with power; and the power supply is further connected with the capacitor C1 and then grounded, so as to provide instantaneous working current for output and reduce power supply ripple. In this embodiment, the voltage Vcc of the power supply is 5V and the capacitance C1 is 0.1uF.
The resistor R1 is used for ensuring that the Q2A can be reliably cut off, and the resistor R1 is related to the Q1A and the Q2A, and the resistance value of the resistor R1 can be selected to be several kiloohms to tens of kiloohms, and in the embodiment, the resistance value of the resistor R1 is 10 kiloohms.
The resistances of the resistor R2 and the resistor R3 are the same, so that the base B of the Q2:A and the base B of the Q2:B can both obtain bias currents with the same size, the resistances are determined according to the output requirement, and in the embodiment, the resistances of the resistor R2 and the resistor R3 are 4.7 kiloohms.
The resistances of the resistor R4 and the resistor R5 are the same, so as to ensure the consistency of the output signals, and the resistances are related to the requirements of the output current and the output voltage, and in this embodiment, the resistances of the resistor R4 and the resistor R5 are 33 ohms.
The two identical NOMS field effect transistors in the first module, namely Q1:A and Q1:B, have their turn-on voltages of Vgs, and in this embodiment, the model numbers of Q1:A and Q1:B are FDC6561, and the production company is An Senmei.
In this example, the model numbers of Q2:A and Q2:B are HN1B01FDW1T, and the production company is An Senmei.
The circuit design and the selection basis of each component are as follows: the components themselves must have low junction capacitance, the power of the relevant components, namely the triode, meets the output requirement, and the working frequency meets the switching frequency requirement.
The working principle of the push-pull output circuit is as follows:
When the voltage Vi of the input signal of the input end Vin is high level and Vi > Vgs, both Q1:A and Q1:B are conducted;
when Q1:B is on, the voltage of the drain electrode D of Q1:B to the ground is almost zero, so that the BE junction of Q2:B is cut off due to no bias.
When Q1:A is on, then the drain D of Q1:A is at almost zero voltage to ground, so the BE junction of Q2:A has a bias current, i.e., the current Vcc of power supply Vcc3, through Q2: a BE junction reaches the drain D of Q1:A through the resistor R3, and finally reaches the ground through the source S of Q1:A, so that a loop is formed, Q2:A is conducted, the output signal of the output end Vout is high level, and the output voltage Vo is shown in the following formula 1:
vo=vcc-Vce 1-io×r; (1)
Wherein Io is the output current; r is the resistance value of a resistor R4; vcc is the supply voltage of the circuit; vce1 represents the voltage drop of the PNP transistor, namely Q2:A, when being conducted, in the specific process, the PNP transistor with small voltage drop is selected, so that the magnitude of Vce is ignored in calculation.
When the voltage Vi of the input terminal Vin is low level and Vi < Vgs, both Q1: a and Q1: B are off;
when Q1:A is cut off, the voltage of the base B of Q2:A is pulled up to Vcc by a power supply Vcc1 through a resistor R1 and a resistor R3, so that the voltages at the two ends of the emitter E and the base B of Q2:A are the same, namely Vcc, and thus Q2:A is cut off.
When Q1:B is cut off, the BE junction of Q2:B has bias current, namely the current of the power supply Vcc2 reaches the base B of Q2:B through a resistor R2 and then reaches the ground through the BE junction of Q2:B, so that the Q2:B is conducted, the CE junction of Q2:B forms low-resistance output, the output signal of the output end Vout is in low level, and the output voltage Vo is shown in the following formula 2:
vo=vce2+io×r; (2)
Wherein Io is the output current; r is the resistance of a resistor R5, and the resistance of the resistor R5 is equal to the resistance of a resistor R4; vcc is the supply voltage of the circuit; vce2 represents the voltage drop of NPN triode, namely Q2:B, when conducting, in the specific process, the triode with small voltage drop is selected, so that the magnitude of Vce is ignored in calculation.
In the present embodiment, vcc=5v; under the condition of 25 ℃, when Ice is 2mA, the voltage drop Vce1=0.028V when the PNP triode Q2 is conducted, and the voltage drop Vce2=0.026V when the NPN triode Q2 is conducted; r4=33Ω, io=2ma,
Formula 1:
Vo＝Vcc-Vce1-Io×R
＝5V-0.028V-2mA×33Ω
≈4.9V
Formula 2:
Vo＝Vce2+Io×R；
＝0.026V+2mA×33Ω
≈0.09V
The output meets the rail-to-rail requirement.
The normal push-pull output voltage is the voltage Vcc of the power supply minus a PN junction voltage, while the rail-to-rail output is the voltage Vcc of the power supply minus a voltage of less than about 100 mV.
The push-pull output circuit of the invention has the advantages that the input end of the circuit is an NMOS tube, and the NMOS tube belongs to a voltage control type, so that the input drive basically does not need working current, and the push-pull output circuit is suitable for occasions with small input drive current, rail-to-rail output requirement, wider working voltage and large output drive current.
And, the push-pull output circuit of the invention is independently integrated to generate an output driving chip.
The above embodiments are merely preferred embodiments of the present invention and are not intended to limit the present invention, and any modifications, equivalent substitutions and improvements made within the spirit and principles of the present invention should be included in the scope of the present invention.
Claims (1)
1. A push-pull output circuit, comprising: a first module and a second module;
The first module comprises two identical NMOS field effect transistors, input signals are respectively input to the two identical NMOS field effect transistors of the first module and are used for separating the input signals into two identical output signals, and the first module respectively inputs the two identical output signals to the second module;
The second module is a push-pull output circuit module and is used for realizing rail-to-rail output;
The components of the first module include: resistor R1, resistor R2, and two identical NMOS field effect transistors, namely Q1: A and Q1: B, wherein,
The grid G of the Q1A is connected with the input end Vin; the source electrode S of the Q1:A is grounded; the drain electrode of the Q1:A is connected with the resistor R1;
One end of the resistor R1 is connected with the drain electrode D of the Q1:A, and the other end of the resistor R1 is connected with a power supply Vcc 1;
the grid G of the Q1:B is also connected with the input end Vin; the source electrode S of the Q1:B is grounded; the drain electrode of the Q1:B is connected with the resistor R2;
One end of the resistor R2 is connected with the drain electrode D of the Q1:B, and the other end of the resistor R2 is connected with a power supply Vcc 2;
the components of the second module include: a resistor R3, a resistor R4, a resistor R5, and two transistors of different polarities, namely Q2: A and Q2: B; wherein,
The Q2A is PNP triode for high-end driving; the Q2 is an NPN triode correspondingly and is used for low-end driving;
The base electrode B of the Q2:A is connected with the resistor R3; the emitter E of the Q2A is connected with a power supply Vcc 3; the collector C of the Q2:A is connected with the resistor R4;
One end of the resistor R3 is connected with the base electrode B of the Q2:A, and the other end of the resistor R3 is connected with the drain electrode D of the Q1:A;
One end of the resistor R4 is connected with the collector C of the Q2:A; the other end of the resistor R4 is connected with the resistor R5, and the other end of the resistor R4 is also connected with the output end Vout;
one end of the resistor R5 is connected with the collector C of the Q2:B; the other end of the resistor R5 is connected with the resistor R4, and the other end of the resistor R5 is also connected with an output end Vout;
The base electrode B of the Q2:B is connected with the drain electrode D of the Q1:B; the emitter E of the Q2:B is grounded; the collector C of the Q2:B is connected with the resistor R5;
The resistor R1 is used for ensuring that Q2A can be reliably cut off;
The resistance values of the resistor R2 and the resistor R3 are the same, and the resistor R is used for ensuring that the base B of the Q2:A and the base B of the Q2:B can both obtain bias currents with the same size;
The resistance values of the resistor R4 and the resistor R5 are the same, and are used for ensuring the consistency of output signals;
The resistance value of the resistor R1 is more than or equal to 10 kiloohms;
The model numbers of the Q1A and the Q1B are FDC6561;
the model numbers of the Q2A and the Q2B are HN1B01FDW1T;
The power supply Vcc1, the power supply Vcc2 and the power supply Vcc3 are all power supplies of the circuit, and the same power supply voltage is adopted as the power supply of Vcc.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811625496.6A CN109656298B (en) | 2018-12-28 | 2018-12-28 | Push-pull output circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811625496.6A CN109656298B (en) | 2018-12-28 | 2018-12-28 | Push-pull output circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN109656298A CN109656298A (en) | 2019-04-19 |
| CN109656298B true CN109656298B (en) | 2024-07-05 |
Family
ID=66118081
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201811625496.6A Active CN109656298B (en) | 2018-12-28 | 2018-12-28 | Push-pull output circuit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN109656298B (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112162582B (en) * | 2020-09-10 | 2021-07-27 | 中山大学 | Voltage source circuit based on operational amplifier bootstrap and feedback circuit |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103178694A (en) * | 2013-03-01 | 2013-06-26 | 南京埃斯顿自动控制技术有限公司 | Insulated gate bipolar transistor gate driving push-pull circuit |
| CN209543176U (en) * | 2018-12-28 | 2019-10-25 | 安徽沃巴弗电子科技有限公司 | A kind of push-pull output circuit |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4742828B2 (en) * | 2005-11-18 | 2011-08-10 | 日産自動車株式会社 | Voltage-driven switching circuit |
| CN100542019C (en) * | 2006-09-13 | 2009-09-16 | 锐迪科微电子（上海）有限公司 | The output-stage circuit of operational amplifier |
| CN105227165B (en) * | 2014-06-27 | 2021-04-20 | 西门子公司 | IGBT gate pole drive circuit, IGBT device and electric automobile |
-
2018
- 2018-12-28 CN CN201811625496.6A patent/CN109656298B/en active Active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103178694A (en) * | 2013-03-01 | 2013-06-26 | 南京埃斯顿自动控制技术有限公司 | Insulated gate bipolar transistor gate driving push-pull circuit |
| CN209543176U (en) * | 2018-12-28 | 2019-10-25 | 安徽沃巴弗电子科技有限公司 | A kind of push-pull output circuit |
Also Published As
| Publication number | Publication date |
|---|---|
| CN109656298A (en) | 2019-04-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS63501914A (en) | CMOS-ECL logic level converter with temperature compensation | |
| JPS6157118A (en) | Level converting circuit | |
| CN111130532A (en) | IGBT gate push-pull driving circuit and method and IGBT driving circuit | |
| CN104348473A (en) | High speed level shifter with amplitude servo loop | |
| CN109656298B (en) | Push-pull output circuit | |
| US8049534B2 (en) | Low-power high-speed differential driver with precision current steering | |
| CN209543176U (en) | A kind of push-pull output circuit | |
| CN103888093A (en) | Common-mode level reset circuit for differential signals | |
| CN103631310B (en) | Bandgap voltage reference | |
| CN106712765B (en) | PEC L transmitter interface circuit based on CMOS process | |
| CN207490898U (en) | The logic level transition device and amplifying circuit of dual power supply amplifier | |
| CN214751574U (en) | SiGe process signal amplifier tail current bias circuit | |
| US8258821B2 (en) | Multi-voltage input buffer | |
| KR20160027570A (en) | Power amplifier of the inverter form | |
| CN110518903B (en) | Level shift circuit | |
| CN106656156B (en) | PECL transmitter interface circuit for reducing output signal falling time | |
| JP3507621B2 (en) | Semiconductor integrated circuit | |
| CN109830946B (en) | Double-bus double-power tube current limiting circuit, chip and electronic equipment | |
| US20200228119A1 (en) | Lower voltage switching of current mode logic circuits | |
| CN220492858U (en) | Push-pull type output circuit for preventing reverse input electric leakage | |
| JP2734426B2 (en) | Level conversion circuit | |
| US5963065A (en) | Low offset push-pull amplifier | |
| CN216851933U (en) | Circuit for driving high-voltage MOS by low-voltage signal | |
| CN116073797B (en) | High-speed pulse sequence generating circuit | |
| US8836382B1 (en) | Mixed voltage driving circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |