CN109545089B - Display panel and display device - Google Patents

Display panel and display device Download PDF

Info

Publication number
CN109545089B
CN109545089B CN201811638794.9A CN201811638794A CN109545089B CN 109545089 B CN109545089 B CN 109545089B CN 201811638794 A CN201811638794 A CN 201811638794A CN 109545089 B CN109545089 B CN 109545089B
Authority
CN
China
Prior art keywords
signal line
level signal
low
display
display panel
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201811638794.9A
Other languages
Chinese (zh)
Other versions
CN109545089A (en
Inventor
李音
乐琴
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Xiamen Tianma Microelectronics Co Ltd
Original Assignee
Xiamen Tianma Microelectronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Xiamen Tianma Microelectronics Co Ltd filed Critical Xiamen Tianma Microelectronics Co Ltd
Priority to CN201811638794.9A priority Critical patent/CN109545089B/en
Publication of CN109545089A publication Critical patent/CN109545089A/en
Application granted granted Critical
Publication of CN109545089B publication Critical patent/CN109545089B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09FDISPLAYING; ADVERTISING; SIGNS; LABELS OR NAME-PLATES; SEALS
    • G09F9/00Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements
    • G09F9/30Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements in which the desired character or characters are formed by combining individual elements

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)
  • Liquid Crystal (AREA)

Abstract

The invention discloses a display panel and a display device, comprising: the display device comprises a display area and a functional area, wherein the display area at least semi-surrounds the functional area, the functional area comprises a light-transmitting area and a functional frame area, and the functional frame area is provided with an anti-static module; the display signal line is wound in the functional frame area, and the high-level signal line and the low-level signal line are wound in the functional frame area; the anti-static module comprises a first output end, a second output end and a third output end, the first output end is connected with the high-level signal line, the second output end is connected with the low-level signal line, and the third output end is connected with the display signal line. The display panel and the display device provided by the invention effectively solve the problem of electrostatic breakdown of the functional area circuit.

Description

Display panel and display device
Technical Field
The invention relates to the field of display, in particular to a display panel and a display device.
Background
A display device is a device that displays an image. In recent years, with the advancement of science and technology and the improvement of living standard, the requirements of users on mobile phones are higher and higher. In order to obtain a larger screen under the condition that the area of the front surface of the mobile phone is not changed, "full screen" has become a development trend of the mobile phone.
However, in the mobile phone adopting the 'full screen' design, the placement of a front-mounted camera or a receiver becomes a difficult problem, and the current mainstream scheme is a 'bang' notch screen, a 'U' notch screen and a 'lower jaw' screen, the light inlet of the camera is arranged on the notch or the chin, and the receiver is arranged on the notch or is conducted by adopting solid vibration; wherein "bang" breach screen and "U" shape breach screen are pleasing to the eye inadequately in the appearance, and in "taking the chin" screen, the user when autodyning, appears the big face effect easily, perhaps need overturn the cell-phone from top to bottom when autodyning, increases the action process when shooing, and user experience is poor.
Therefore, the appearance is optimized, more and more terminal manufacturers apply the front camera or the receiver to a full-screen product and a frameless product, and the full-screen product needs a larger light-emitting area, so that in the practical application process, a through hole is usually required to be arranged on a display panel for reserving the installation positions of the front camera and the receiver on the terminal equipment, but because the through hole is generally arranged in a display area, on one hand, because the through hole is internally provided with devices such as the camera and the like, static electricity is easily introduced due to the contact with the external environment; on the other hand, the through hole frame area can be wound to generate a large amount of wires, the wires are densely arranged relative to the wires of the display panel, and the static electricity generated by the contact of the through holes with the outside easily damages the arranged wires in the through hole frame area, so that the signal transmission is influenced, and finally, the display effect of the display panel is influenced.
Disclosure of Invention
In view of the above, the present invention provides a display panel and a display device to solve the problem of static electricity generated in the circuit near the through hole.
The present invention provides a display panel including: the display device comprises a display area and a functional area, wherein the display area at least semi-surrounds the functional area, the functional area comprises a light-transmitting area and a functional frame area, and the functional frame area is provided with an anti-static module; the display panel also comprises a display signal wire wound in the functional frame area, a high-level signal wire and a low-level signal wire; the anti-static module comprises a first output end, a second output end and a third output end, the first output end is connected with the high-level signal line, the second output end is connected with the low-level signal line, and the third output end is connected with the display signal line.
The invention also provides a display device comprising the display panel.
According to the display panel and the display device, the problem of static electricity generation of the circuit in the functional area is effectively solved, the anti-static module is arranged in the functional frame area to protect the signal wiring of the display panel, the high-level signal line and the low-level signal line are connected with the anti-static module, the high-level signal line and the low-level signal line are adjusted by the anti-static module, the signal wiring carrying the static electricity can be effectively protected, too high or too low voltage on the display signal line is balanced, the static electricity in the functional area is led out, and the circuit in the functional area is protected.
Drawings
Fig. 1 is a schematic view of a display panel according to an embodiment of the present invention;
FIG. 2 is a schematic diagram of another display panel according to an embodiment of the present invention;
FIG. 3 is an enlarged view of a portion of FIG. 1;
FIG. 4 is a schematic view of a first anti-static module according to an embodiment of the present invention;
FIG. 5 is a schematic view of a second anti-static module according to an embodiment of the present invention;
FIG. 6 is a schematic view of a third anti-static module according to an embodiment of the present invention;
fig. 7 is a schematic partial enlarged view of a display panel according to an embodiment of the invention;
fig. 8 is a cross-sectional view of a display panel according to an embodiment of the present invention;
FIG. 9 is a cross-sectional view of another display panel according to an embodiment of the present invention;
fig. 10 is a cross-sectional view of another display panel according to an embodiment of the present invention;
FIG. 11 is a schematic circuit diagram according to an embodiment of the present invention;
fig. 12 is a cross-sectional view of another display panel according to an embodiment of the present invention;
fig. 13 is a cross-sectional view of another display panel according to an embodiment of the present invention;
fig. 14 is a partially enlarged schematic view of another display panel according to an embodiment of the invention;
fig. 15 is a partially enlarged schematic view of another display panel according to an embodiment of the invention;
fig. 16 is a schematic view of a display device according to an embodiment of the invention.
Detailed Description
Although the present invention will be described in more detail below with reference to the accompanying drawings, in which preferred embodiments of the invention are shown, it is to be understood that modifications can be made by those skilled in the art based on the description herein, while still achieving the advantageous effects of the invention. The following description is, therefore, to be understood as an extension of the idea of a person skilled in the art and not as a limitation of the invention.
In order to clearly describe all features of an actual embodiment. In the following description, well-known functions or constructions are not described in detail since they would obscure the invention in unnecessary detail. It will of course be appreciated that in the development of any such actual embodiment, numerous implementation-specific details must be set forth in order to achieve the developer's specific goals, such as compliance with system-related and business-related constraints, which will vary from one implementation to another. Moreover, it will be appreciated that such a development effort might be complex and time-consuming, but would nevertheless be a routine undertaking for those of ordinary skill in the art.
The invention is described in more detail in the following paragraphs by way of example with reference to the accompanying drawings. The gist and feature of the present invention will become apparent from the following description. It is to be noted that the drawings are in a very simplified form and are not to be construed as precise ratios as are necessary for a convenient and clear understanding of the embodiments of the present invention.
In this embodiment, a display panel is provided, as shown in fig. 1, fig. 2 and fig. 3, fig. 1 is a schematic view of a display panel according to an embodiment of the present invention, fig. 2 is a schematic view of another display panel according to an embodiment of the present invention, fig. 3 is a partially enlarged schematic view of fig. 1, and specifically, fig. 3 is a partially enlarged schematic view of an area 2 in fig. 1; the display panel 1 includes: a display area 100 and a functional area 200, wherein the display area 100 at least partially surrounds the functional area 200, as shown in fig. 1, the display area 100 completely surrounds the functional area 200, as shown in fig. 2, the display area 100 partially surrounds the functional area 200, the functional area 200 includes a light-transmitting area 201 and a functional frame area 202, and the functional frame area 202 is provided with an anti-static module 205; the display panel 1 further includes a display signal line 206 wound in the functional frame region 202, and a high-level signal line 204 and a low-level signal line 203; the display signal line 206, the high-level signal line 204, and the low-level signal line 203 are all electrically connected to the anti-static module 205, and fig. 3 only schematically illustrates that the anti-static module 205 is on the left side of the functional area 200, and in other embodiments, the anti-static module 205 may also be on the right side of the functional area 200, or on both the left side and the right side of the functional area 200. The winding manner of the display signal line 206, the high-level signal line 204, and the low-level signal line 203 in the functional area 200 is not limited in this embodiment, and for example, the high-level signal line 204 and the low-level signal line 203 may completely surround a closed circumference in the functional area 200, or may be a semicircular shape or an 1/4 circle.
As shown in fig. 4, fig. 4 is a schematic diagram of an anti-static module according to an embodiment of the present invention, the anti-static module includes a first output terminal S1, a second output terminal S2 and a third output terminal S3, the first output terminal S1 is connected to the high-level signal line 204, the second output terminal S2 is connected to the low-level signal line 203, and the third output terminal S3 is connected to the display signal line 206; wherein high level voltage and low level voltage in high level signal line and the low level signal line adjust the display signal line through the static protection module and go up voltage, make the voltage on the display signal line can not be too high or low excessively, when the voltage was too high on the display signal line, static passed through the low level signal line, also be exactly second output S2 and derive, when the voltage was crossed lowly on the display signal line, static passed through the high level signal line, also be exactly first output S1 and derive.
The display panel that this embodiment provided, the static problem takes place for effectual improvement function area circuit, through preventing the static module at function frame district setting, make and prevent the static module and protect display panel' S display signal line, all be connected with preventing the static module through high level signal line and low level signal line, when the voltage is too high on the display signal line, it switches on with low level signal line to prevent the static module regulation display signal line, static passes through low level signal line, also be exactly second output S2 derives, when the voltage is crossed lowly on the display signal line, it switches on with high level signal line to prevent the static module regulation display signal line, static passes through high level signal line, also be exactly first output S1 derives. The high-level signal line and the low-level signal line can effectively protect the display signal line carrying static electricity through the adjustment of the anti-static module, and the static electricity of the functional area is led out to protect the circuit of the functional area by balancing the overhigh or overlow voltage on the display signal line.
Alternatively, the anti-static module 205 is composed of thin film transistors, and adjusts and controls the static protection of the display signal line by connecting a high level signal line and a low level signal line, and the anti-static module may be composed of a minimum anti-static module unit, that is, the minimum anti-static module unit includes two thin film transistors, and specifically, as shown in fig. 4, further includes a first thin film transistor T1 and a second thin film transistor T2, the first output terminal S1 is electrically connected to the gate and the drain of the first thin film transistor T1, the second output terminal S2 is electrically connected to the source of the second thin film transistor T2, the third output terminal S3 is electrically connected to the source of the first thin film transistor T1 and the gate and the drain of the second thin film transistor T2, the first output terminal S1 is connected to the high level signal line, the second output terminal S2 is connected to the low level signal line, the third output terminal S3 is connected to the display signal line, when the voltage on the display signal line is too high, when the voltage at the third output terminal S3 is too high, the first thin film transistor T1 is turned on, and the static electricity at the third output terminal S3 is conducted with the first output terminal S1 through the first thin film transistor T1 and is led out through a high-level signal line; when the voltage on the display signal line is too low, the voltage on the third output terminal S3 is too low, the second thin film transistor T2 is turned on, and the static electricity on the third output terminal S3 is conducted to the second output terminal S2 through the second thin film transistor T2 and is led out through the low-level signal line.
Alternatively, the anti-static module may be composed of a plurality of minimum anti-static module units, that is, the minimum anti-static module unit includes two thin film transistors, the anti-static module may be composed of two anti-static module units, that is, four thin film transistors, as shown in fig. 5, fig. 5 is a schematic diagram of a second anti-static module according to an embodiment of the present invention, the anti-static module includes a first thin film transistor T1, a second thin film transistor T2, a third thin film transistor T3 and a fourth thin film transistor T4, a first output terminal S1, a second output terminal S2, a third output terminal S3, a fourth output terminal S4 and a fifth output terminal S5, the first output terminal S1 is electrically connected to a gate and a drain of the first thin film transistor T1, the first output terminal S1 is electrically connected to a gate and a source of the third thin film transistor T3, the second output terminal S2 is electrically connected to a source of the second thin film transistor T2, the third output terminal S3 is electrically connected to the source of the first thin film transistor T1 and the gate and drain of the second transistor T2, the fourth output terminal S4 is electrically connected to the drain of the fourth thin film transistor T4, and the fifth output terminal S5 is electrically connected to the drain of the fourth thin film transistor T4 and the gate and source of the fourth transistor T4. The first output end S1 is connected with a high-level signal line, the second output end S2 is connected with a low-level signal line, the third output end S3 is connected with a display signal line, the fourth output end S4 is connected with a display signal line, and the fifth output end S5 is connected with a low-level signal line;
when the voltage on the display signal line is too high, the voltage on the third output terminal S3 may be too high, or the voltage on the fourth output terminal S4 may be too high; when the voltage at the third output terminal S3 is too high, the first thin film transistor T1 is turned on, and the static electricity at the third output terminal S3 is conducted to the first output terminal S1 through the first thin film transistor T1 and is led out through the high-level signal line; when the voltage at the fourth output terminal S4 is too high, the third thin film transistor T3 is turned on, and the static electricity at the fourth output terminal S4 is conducted to the first output terminal S1 through the third thin film transistor T3 and is led out through the high-level signal line;
when the voltage on the display signal line is too low, the voltage on the third output terminal S3 may be too low, or the voltage on the fourth output terminal S4 may be too low; when the voltage at the third output terminal S3 is too low, the second thin film transistor T2 is turned on, and the static electricity at the third output terminal S3 is conducted to the second output terminal S2 through the second thin film transistor T2 and is led out through the low-level signal line; when the voltage at the fourth output terminal S4 is too low, the fourth thin film transistor T4 is turned on, and the static electricity at the fourth output terminal S4 is conducted to the fifth output terminal S5 through the fourth thin film transistor T4 and is led out through the low-level signal line; the anti-static module provided in this embodiment includes two anti-static module units, and in other optional embodiments, the anti-static module may further include a plurality of anti-static module units, which is not limited herein.
Optionally, as shown in fig. 6, fig. 6 is a schematic diagram of a third anti-static module according to an embodiment of the present invention, where the anti-static module includes a first thin film transistor T1, a second thin film transistor T2, a third thin film transistor T3, a fourth thin film transistor T4, a fifth thin film transistor T5, a sixth thin film transistor T6, a seventh thin film transistor T7, an eighth thin film transistor T8, a first output terminal S1, a second output terminal S2, a third output terminal S3, a fourth output terminal S4, and a fifth output terminal S5.
The second output terminal S2 is point-connected to the source of the first thin film transistor T1, the gate of the first thin film transistor T1 is electrically connected to the drain of the first thin film transistor T1 and the source of the second thin film transistor T2, the third output terminal S3 is electrically connected to the gate and the drain of the second thin film transistor T2 and the source of the third thin film transistor T3, the gate of the third thin film transistor T3 is electrically connected to the drain of the third thin film transistor T3 and the source of the fourth thin film transistor T4, the first output terminal S1 is electrically connected to the drain of the fourth thin film transistor T4 and the source of the fifth thin film transistor T5, the gates of the fourth thin film transistor T4 and the fifth thin film transistor T5 are electrically connected, the drain of the fifth thin film transistor T5 is electrically connected to the source and the gate of the sixth thin film transistor T6, the fourth output terminal S4 is electrically connected to the drain of the sixth thin film transistor T6, the drain of the seventh thin film transistor T7 is electrically connected to the drain of the eighth thin, the fifth output terminal S5 is electrically connected to the drain of the eighth thin film transistor T8. The fourth output terminal S4 is connected to the display signal line, and the fifth output terminal S5 is connected to the low level signal line.
The first output end S1 is connected with a high-level signal line, the second output end S2 is connected with a low-level signal line, the third output end S3 is connected with a display signal line, the fourth output end S4 is connected with a display signal line, and the fifth output end S5 is connected with a low-level signal line;
when the voltage on the display signal line is too high, the voltage on the third output terminal S3 may be too high, or the voltage on the fourth output terminal S4 may be too high; when the voltage at the third output terminal S3 is too high, the third thin film transistor T3 is turned on, the fourth thin film transistor T3 is turned on, the static electricity at the third output terminal S3 passes through the third thin film transistor, and the fourth thin film transistor T3 is conducted to the first output terminal S1 and is led out through a high-level signal line; when the voltage at the fourth output terminal S4 is too high, the fifth thin film transistor T5 and the sixth thin film transistor T6 are turned on, and the static electricity at the fourth output terminal S4 is conducted to the first output terminal S1 through the fifth thin film transistor T5 and the sixth thin film transistor T6, and is led out through a high-level signal line;
when the voltage on the display signal line is too low, the voltage on the third output terminal S3 may be too low, or the voltage on the fourth output terminal S4 may be too low; when the voltage at the third output terminal S3 is too low, the second thin film transistor T2 and the first thin film transistor T1 are turned on, and the static electricity at the third output terminal S3 is conducted to the second output terminal S2 through the second thin film transistor T2 and the first thin film transistor T1, and is led out through a low-level signal line; when the voltage at the fourth output terminal S4 is too low, the seventh thin film transistor T7 and the eighth thin film transistor T8 are turned on, and the static electricity at the fourth output terminal S4 is conducted to the fifth output terminal S5 through the seventh thin film transistor T7 and the eighth thin film transistor T8, and is led out through a low-level signal line; the anti-static module provided in this embodiment includes one anti-static module unit, and in other optional embodiments, the anti-static module may further include a plurality of anti-static module units, which is not limited herein.
Optionally, as shown in fig. 7, fig. 7 is a schematic partial enlarged view of a display panel according to an embodiment of the present invention, where the display signal line 206 includes a scan signal line 206a and a data signal line 206b, the anti-static module 205 can control the scan signal line 206a and the data signal line 206b, and control voltages on the scan signal line 206a and the data signal line 206b to be stable, and the anti-static module 205 can also control the light-emitting control signal line to stabilize a voltage on the light-emitting control signal line.
Optionally, please refer to fig. 7, wherein the high-level signal line 204 includes a first high-level signal line 214, the low-level signal line 203 includes a first low-level signal line 213, and the first high-level signal line 214 and the first low-level signal line 213 surround the functional region, wherein the display signal line 206 includes a scan signal line 206a and a data signal line 206b, the first high-level signal line 214, the first low-level signal line 213, and the scan signal line 206a are electrically connected to the anti-static module 205, and the first high-level signal line 214, the first low-level signal line 213, and the data signal line 206b are electrically connected to the anti-static module 205.
In the embodiment of the present invention, the first high-level signal line 214 and the first low-level signal line 213 surround the functional area 200 and are located in the display area 100, on one hand, the first high-level signal line 214 and the first low-level signal line 213 can be electrically connected to the anti-static module 205, so that the high-level signal line and the low-level signal line can effectively protect the display signal line carrying static electricity through the adjustment of the anti-static module, and on the other hand, the first high-level signal line 214 and the first low-level signal line 213 surround the functional area 200, so that the influence of static electricity generated in the display area 100 on the functional area 200 can be prevented, and the functional area 200 is further protected.
Optionally, as shown in fig. 8, fig. 8 is a cross-sectional view of a display panel according to an embodiment of the present invention, where the display panel 1 includes a first substrate 11, and the first substrate 11 includes an active layer 301, a gate metal layer 302, a scan signal line 206a and a capacitor metal layer 303 that are disposed on the same layer as the gate metal layer 302, a source/drain metal layer 304, and a data signal line 206b that is disposed on the same layer as the source/drain metal layer 304.
It is understood that, in general, the high-level signal line 204 and the low-level signal line 203 are disposed on the source-drain metal layer 305, the scan signal line 206a is disposed on the gate metal layer 302, and the data signal line 206b is also disposed on the source-drain metal layer 305; therefore, when the first high-level signal line 214 and the first low-level signal line 213 surround the functional region and are disposed in the display region, the first high-level signal line 214 and the first low-level signal line 213 inevitably overlap the data signal line 206b, resulting in signal disorder on the data signal line 206 b.
Therefore, in order to avoid signal disorder caused by overlapping, the following improvement design is performed on the routing of the first high-level signal line 214 and the first low-level signal line 213 in the display area:
optionally, as shown in fig. 9 and 10, fig. 9 is a cross-sectional view of another display panel provided in the embodiment of the present invention, and fig. 10 is a cross-sectional view of another display panel provided in the embodiment of the present invention, in which the first high-level signal line 214 includes a first connection line 214a and a second connection line 214b, and the first low-level signal line 213 includes a third connection line 213a and a fourth connection line 213 b;
the first connection line 214a and the third connection line 213a are disposed on the same layer as the capacitor metal layer 303, and the data signal line 206b is disposed on the same layer as the source/drain metal layer 305, that is, on the same layer as the high-level signal line 204 and the low-level signal 203; as shown in fig. 11, fig. 11 is a schematic circuit diagram according to an embodiment of the present invention; the first connection line 214a, the third connection line 213a and the data signal line 206b overlap in the orthographic projection of the display panel.
When the functional region 200 is passed, since the data signal line 206b is disposed on the same layer as the high-level signal line 204 and/or the low-level signal 203, the data signal line 206b overlaps the first high-level signal line 214 and the first low-level signal line 213, as shown in fig. 11, a portion of the first high-level signal line 214 overlapping the data signal line 206b is a first connection line 214a, a portion of the first low-level signal line 213 overlapping the data signal line 206b is a third connection line 213a, in order to avoid signal disturbance caused by the overlapping of the first connection line 214a and the third connection line 213a with the data signal line, the first connection line 214a and the third connection line 213a are disposed on the same layer as the capacitor metal layer 303, and the second connection line 214b and the fourth connection line 213b are disposed on the same layer as the source-drain metal layer 305, the first connection line 214a is electrically connected to the second connection line 214b through a via the high-level signal, the third connection line 213a is electrically connected to the fourth connection line 214b through a via hole to transmit a low level signal.
In the embodiment of the present invention, the first connection line 214a and the third connection line 213a are both disposed on the same layer as the capacitor metal layer 305, and the data signal line 206b is disposed on the same layer as the source/drain metal layer 305, so as to avoid the first high-level signal line 214 and the first low-level signal line 213 from crossing the data signal line 206b, so that the data signal lines are disordered.
Further, as shown in fig. 12 and 13, fig. 12 is a cross-sectional view of another display panel provided in an embodiment of the present invention, fig. 13 is a cross-sectional view of another display panel provided in an embodiment of the present invention, and the second connection line 214b and the fourth connection line 213b are both disposed in the same layer as the capacitor metal layer 303, so that the number of signal lines disposed on the source/drain metal layer 305 can be effectively reduced, and capacitive coupling on the signal lines can be reduced.
Optionally, as shown in fig. 14, fig. 14 is a partial enlarged schematic view of another display panel according to an embodiment of the present invention, the high-level signal line 204 further includes a second high-level signal line 224, the second high-level signal line 224 is disposed in the functional frame area 202, the low-level signal line 203 further includes a second low-level signal line 223, and the second low-level signal line 223 is disposed in the functional frame area 202.
Optionally, as shown in fig. 15, fig. 15 is a partially enlarged schematic view of another display panel according to an embodiment of the present invention, and the anti-static module surrounds the light-transmitting area and surrounds the anti-static module around the light-transmitting area, so that the display panel can be better protected, and static electricity generated at various angles of the light-transmitting area is prevented from affecting circuits of the display area, and even from being broken down.
Fig. 16 shows a schematic view of a display device according to an embodiment of the present invention, and fig. 16 shows a display device 2 including the display panel 1.
According to the display panel and the display device, the problem of static electricity generation of the circuit in the functional area is effectively solved, the anti-static module is arranged in the functional frame area to protect the signal wiring of the display panel, the high-level signal line and the low-level signal line are connected with the anti-static module, the high-level signal line and the low-level signal line are adjusted by the anti-static module, the signal wiring carrying the static electricity can be effectively protected, too high or too low voltage on the display signal line is balanced, the static electricity in the functional area is led out, and the circuit in the functional area is protected.
Although the present invention has been described with reference to the preferred embodiments, it will be understood by those skilled in the art that various changes and modifications may be made without departing from the spirit and scope of the invention, and it is intended that all such changes and modifications be included within the scope of the appended claims and their equivalents. The protection scope of the invention is subject to the claims of the invention.

Claims (8)

1. A display panel, comprising:
the display device comprises a display area and a functional area, wherein the display area at least semi-surrounds the functional area, the functional area comprises a light-transmitting area and a functional frame area, and the functional frame area is provided with an anti-static module;
the display panel also comprises a display signal wire wound in the functional frame area, a high-level signal wire and a low-level signal wire;
the anti-static module comprises a first output end, a second output end and a third output end, the first output end is connected with the high-level signal line, the second output end is connected with the low-level signal line, and the third output end is connected with the display signal line;
the display signal lines include a scanning signal line, a data signal line, and a light emission control signal line;
the anti-static module surrounds the light transmitting area.
2. The display panel according to claim 1,
the anti-static module at least comprises a first thin film transistor and a second thin film transistor, the first output end is electrically connected with the grid electrode and the drain electrode of the first thin film transistor, the second output end is electrically connected with the source electrode of the second thin film transistor, and the display signal line is electrically connected with the source electrode of the first thin film transistor and the grid electrode and the drain electrode of the second thin film transistor.
3. The display panel according to claim 1, wherein the high-level signal line includes a first high-level signal line, wherein the low-level signal line includes a first low-level signal line, and wherein the first high-level signal line and the first low-level signal line surround the functional region.
4. The display panel according to claim 3, wherein the display panel comprises a first substrate, the first substrate comprising an active layer, a gate metal layer, a capacitor metal layer, and a source drain metal layer;
the first high-level signal line comprises a first connecting line and a second connecting line, and the first low-level signal line comprises a third connecting line and a fourth connecting line;
the first connecting wire and the third connecting wire are arranged on the same layer as the capacitor metal layer, and the data signal wire and the source drain metal layer are arranged on the same layer;
the first connecting line, the third connecting line and the data line are overlapped in the orthographic projection of the display panel.
5. The display panel according to claim 4, wherein the second connection line and the fourth connection line are disposed in the same layer as the capacitor metal layer.
6. The display panel according to claim 4, wherein the high-level signal line further comprises a second high-level signal line, and wherein the second high-level signal line is provided in the functional bezel region.
7. The display panel according to claim 4, wherein the low-level signal line further comprises a second low-level signal line, and wherein the second low-level signal line is provided in the functional bezel region.
8. A display device characterized by comprising the display panel according to any one of claims 1 to 7.
CN201811638794.9A 2018-12-29 2018-12-29 Display panel and display device Active CN109545089B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201811638794.9A CN109545089B (en) 2018-12-29 2018-12-29 Display panel and display device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201811638794.9A CN109545089B (en) 2018-12-29 2018-12-29 Display panel and display device

Publications (2)

Publication Number Publication Date
CN109545089A CN109545089A (en) 2019-03-29
CN109545089B true CN109545089B (en) 2020-12-08

Family

ID=65831333

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201811638794.9A Active CN109545089B (en) 2018-12-29 2018-12-29 Display panel and display device

Country Status (1)

Country Link
CN (1) CN109545089B (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110097827A (en) * 2019-04-10 2019-08-06 武汉华星光电半导体显示技术有限公司 Display panel and display device
CN112967649B (en) * 2021-02-26 2022-09-23 昆山国显光电有限公司 Display panel and electronic device

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101777287A (en) * 2010-02-01 2010-07-14 友达光电股份有限公司 Flat display module provided with quake-proof locking structure
WO2017053350A1 (en) * 2015-09-21 2017-03-30 Dolby Laboratories Licensing Corporation Techniques for operating a display in the perceptual code space

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102048419B1 (en) * 2013-06-28 2019-11-25 엘지디스플레이 주식회사 Liquid crystal display device
US9766463B2 (en) * 2014-01-21 2017-09-19 Osterhout Group, Inc. See-through computer display systems
CN104113053B (en) * 2014-04-21 2017-05-24 京东方科技集团股份有限公司 Electrostatic discharge protection circuit, display substrate and display device
TWI722048B (en) * 2016-06-10 2021-03-21 日商半導體能源研究所股份有限公司 Display device and electronic device
US10955711B2 (en) * 2016-08-04 2021-03-23 Samsung Display Co., Ltd. Liquid crystal display device
CN106932987B (en) * 2017-05-09 2018-08-31 惠科股份有限公司 A kind of display panel and display device
CN107544167B (en) * 2017-07-21 2019-06-18 惠科股份有限公司 A kind of electrostatic discharge circuit and display panel
CN107203080B (en) * 2017-07-27 2020-05-29 厦门天马微电子有限公司 Array substrate and display panel
CN107479283B (en) * 2017-08-30 2020-07-07 厦门天马微电子有限公司 Array substrate, display panel and display device
CN107633807B (en) * 2017-09-08 2019-10-15 上海天马有机发光显示技术有限公司 A kind of display panel and display device
CN107993579B (en) * 2017-11-29 2019-11-12 武汉天马微电子有限公司 A kind of display panel and its driving method, display device
CN108519707B (en) * 2018-03-29 2022-06-21 上海中航光电子有限公司 Array substrate and display device
CN108717245B (en) * 2018-05-07 2021-08-24 上海中航光电子有限公司 Display panel and display device
CN108873512B (en) * 2018-06-06 2021-04-30 厦门天马微电子有限公司 Display panel and display device
CN108735094A (en) * 2018-07-25 2018-11-02 武汉华星光电技术有限公司 Display panel
CN109064904B (en) * 2018-09-21 2021-01-05 武汉天马微电子有限公司 Display panel and display device

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101777287A (en) * 2010-02-01 2010-07-14 友达光电股份有限公司 Flat display module provided with quake-proof locking structure
WO2017053350A1 (en) * 2015-09-21 2017-03-30 Dolby Laboratories Licensing Corporation Techniques for operating a display in the perceptual code space

Also Published As

Publication number Publication date
CN109545089A (en) 2019-03-29

Similar Documents

Publication Publication Date Title
CN107153492B (en) Array substrate and touch-control display panel
CN112117320B (en) Display panel and display device
CN110288945B (en) Display panel and display device
JP2022023876A (en) Silicon thin film transistor and display having silicon thin film transistor
EP2980854B1 (en) Organic light emitting diode display device
CN109545089B (en) Display panel and display device
US20220157860A1 (en) Array substrate, display panel and display apparatus
CN110346994B (en) Array substrate and display panel
CN103425318B (en) Touch panel and the display device with touch panel
CN108010951A (en) A kind of organic electroluminescence display panel and display device
US9618688B2 (en) Display device
CN108519707A (en) A kind of array substrate and display device
CN106792287B (en) Loudspeaker module and its electronic equipment and display equipment comprising the electronic equipment
CN111696494A (en) Display panel and display device
CN108281089A (en) Flexible display panels and flexible display apparatus
US11508795B2 (en) Display device
CN109102781B (en) Display panel and display device
WO2019218586A1 (en) Display panel and display device
CN106210199B (en) Center component and electronic equipment
CN110634920A (en) Display panel and display device
CN111951687A (en) Display panel and display device
KR20170028957A (en) Touch Screen Contact Processing Method and Device, and Terminal
WO2020253397A1 (en) Array substrate, display panel, and display device
WO2022213585A1 (en) Dummy pixel circuit, display panel and display apparatus
CN109037281A (en) A kind of display panel and display device

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant