CN109541864A - A kind of array substrate - Google Patents
A kind of array substrate Download PDFInfo
- Publication number
- CN109541864A CN109541864A CN201811541285.4A CN201811541285A CN109541864A CN 109541864 A CN109541864 A CN 109541864A CN 201811541285 A CN201811541285 A CN 201811541285A CN 109541864 A CN109541864 A CN 109541864A
- Authority
- CN
- China
- Prior art keywords
- common voltage
- line
- array substrate
- public electrode
- voltage compensating
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/136286—Wiring, e.g. gate line, drain line
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3648—Control of matrices with row and column drivers using an active matrix
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/136286—Wiring, e.g. gate line, drain line
- G02F1/13629—Multilayer wirings
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Nonlinear Science (AREA)
- Crystallography & Structural Chemistry (AREA)
- General Physics & Mathematics (AREA)
- Chemical & Material Sciences (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Mathematical Physics (AREA)
- Optics & Photonics (AREA)
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
- Liquid Crystal (AREA)
Abstract
The present invention provides a kind of array substrate, including multiple pixel units, flip chip plate, at least two public electrode wires and at least two common voltage compensating lines；Wherein, each public electrode wire is correspondingly arranged with one-row pixels unit, and common voltage compensating line and flip chip plate are electrically connected, and it is other that common voltage compensating line with the public electrode wire is located at different layers, also, common voltage compensating line is electrically connected by through-hole and public electrode wire.The utility model has the advantages that providing thermal compensation signal by independent data drive unit, using common voltage compensating line transmission thermal compensation signal to public electrode wire, to realize the independent control to the thermal compensation signal of each area array substrate common voltage, to realize subregion potential compensation, guarantee that every piece of region public electrode wire is effectively matched pixel electrode charge and discharge, the influence to pixel electrode charge and discharge is smaller.
Description
Technical field
The present invention relates to field of display technology more particularly to a kind of array substrates.
Background technique
In TFT-LCD (Liquid Crysral Display, liquid crystal display device), pixel Array Com (pixel
Array public electrode) play the role of storage capacitors.In the design of existing pixel array, pixel Array Com and gate
The direction of line (grid line) is consistent.
With the development of LCD technology, large size panel demand increasingly increases, and because size is larger, load all can be than small ruler
It is very little big, lead to panel signal delay, capacitance coupling effect is serious, and panel homogeneity is poor, these will lead to large size panel
Display quality decline, such as lead to the problem of some panels of horizontal crosstalk.To solve the above-mentioned problems, the prior art can be in liquid crystal
Show and add Acom (array substrate common voltage) compensation function in device, Acom is compensated, guarantees array substrate common voltage
Stability.
But in prior art designs, the current potential of the Acom of entire panel is monolithic, so the same Acom is not
Suitable for entire panel all areas, the compensation of some region of current potential can not be individually carried out.
Summary of the invention
The present invention provides a kind of array substrate, to solve in existing array substrate, can not individually carry out some region of electricity
The compensation of position, the present invention can solve the above problem.
To solve the above problems, technical solution provided by the invention is as follows:
A kind of array substrate, comprising:
Pixel unit array, multiple pixel units including array distribution；
At least two public electrode wires, public electrode wire described in each are correspondingly arranged with pixel unit described in a line；
Flip chip plate, for generating data-signal and thermal compensation signal；
At least two data lines, the data line and the flip chip plate and the pixel unit are electrically connected；
Wherein, the array substrate further includes the common voltage compensating line being electrically connected with flip chip plate, described public
Voltage compensation line and the flip chip plate are electrically connected；The common voltage compensating line is located at different from the public electrode wire
Layer is other, also, the common voltage compensating line is electrically connected by through-hole and the public electrode wire.
Further, the common voltage compensating line is used to receive the thermal compensation signal from the flip chip plate, and will
The thermal compensation signal is transmitted to the public electrode wire being connected with the common voltage compensating line.
Further, the thermal compensation signal is used for the public electrode wire being connected with the common voltage compensating line
Current potential compensates, so that current potential of the public electrode wire in any position of the array substrate is constant.
Further, the common voltage compensating line and the data line are located on the same floor not.
Further, the common voltage compensating line is vertical with the public electrode wire.
Further, the flip chip plate includes at least two mutually independent data drive units.
Further, the common voltage compensating line includes at least two groups voltage compensation line, voltage compensation line described in every group
It corresponds and is electrically connected with the data drive unit.
Further, every common voltage compensating line is electrically connected with all public electrode wires.
Further, voltage compensation line described in every group and the public electrode wire are corresponded and are electrically connected.
Further, the data drive unit include the first signal output end and second signal output end, described first
Signal output end and the data line electrical connection, the second signal output end electrically connect with the common voltage compensating line
It connects.
The invention has the benefit that providing thermal compensation signal by independent data drive unit, mended using common voltage
Line transmission thermal compensation signal is repaid to public electrode wire, to realize the list to the thermal compensation signal of each area array substrate common voltage
Solely control guarantees that every piece of region public electrode wire is effectively matched pixel electrode charge and discharge, to picture to realize subregion potential compensation
The influence of plain electrode charge and discharge is smaller.
Detailed description of the invention
It, below will be to embodiment or the prior art in order to illustrate more clearly of embodiment or technical solution in the prior art
Attached drawing needed in description is briefly described, it should be apparent that, the accompanying drawings in the following description is only some of invention
Embodiment for those of ordinary skill in the art without creative efforts, can also be attached according to these
Figure obtains other attached drawings.
Fig. 1 is the distribution schematic diagram of public electrode wire and pixel unit array in the specific embodiment of the invention；
Fig. 2 is the connection schematic diagram of common voltage compensating line and public electrode wire in the embodiment of the present invention one；
Fig. 3 is the distribution signal of the first metal layer and second metal layer in the specific embodiment of the invention in array substrate
Figure；
Fig. 4 is the connection schematic diagram of the first metal layer and second metal layer in the specific embodiment of the invention；
Fig. 5 is the connection schematic diagram of common voltage compensating line and public electrode wire in the embodiment of the present invention two.
Appended drawing reference: 10, pixel unit array；11, pixel unit；20, public electrode wire；30, flip chip plate；31,
Data drive unit；311, the first signal output end；312, second signal output end；40, the first metal layer；50, the second metal
Layer；51, data line；52, common voltage compensating line；60, transparent conductor metal layer；70, through-hole.
Specific embodiment
The explanation of following embodiment is referred to the additional illustration, the particular implementation that can be used to implement to illustrate the present invention
Example.The direction term that the present invention is previously mentioned, such as [on], [under], [preceding], [rear], [left side], [right side], [interior], [outer], [side]
Deng being only the direction with reference to annexed drawings.Therefore, the direction term used be to illustrate and understand the present invention, rather than to
The limitation present invention.The similar unit of structure is with being given the same reference numerals in the figure.
For the present invention in existing array substrate, the current potential of the array substrate common voltage of entire substrate is complete unity
, so the same array substrate common voltage is not particularly suited for entire panel all areas, some region of electricity can not be carried out
The compensation of position.The present invention can solve the above problem.
Embodiment one:
A kind of array substrate, as depicted in figs. 1 and 2, the array substrate include pixel unit array 10, at least two public affairs
Common-battery polar curve 20 and at least two data lines 51.
Wherein, the pixel unit array 10 includes multiple pixel units 11 of array distribution, common electrical described in each
Polar curve 20 is correspondingly arranged with pixel unit 11 described in a line.
Further, the array substrate further includes the flip chip plate 30 for generating data-signal and thermal compensation signal,
And the common voltage compensating line 52 being electrically connected with the flip chip plate 30；The common voltage compensating line 52 with it is described
It is other that public electrode wire 20 is located at different layers, also, the common voltage compensating line 52 passes through through-hole 70 and the public electrode wire
20 are electrically connected.
Specifically, the common voltage compensating line 52 is used to receive the thermal compensation signal from the flip chip plate 30, and
The thermal compensation signal is transmitted to the public electrode wire 20 being connected with the common voltage compensating line 52.
The thermal compensation signal is for the current potential to the public electrode wire 20 being connected with the common voltage compensating line 52
It compensates, so that current potential of the public electrode wire 20 in any position of the array substrate is constant；It is thin using flip
Diaphragm plate 30 provides thermal compensation signal, public electrode wire 20 is transferred to by common voltage compensating line 52, to realize potential compensation.
Specifically, the common voltage compensating line 52 is vertical with the public electrode wire 20.
Further, the flip chip plate 30 includes at least two mutually independent data drive units 31.
Further, the common voltage compensating line 52 includes at least two groups voltage compensation line, voltage compensation described in every group
Line and the data drive unit 31 are corresponded and are electrically connected.
Wherein, all voltage compensation lines in voltage compensation line described in every group are electrically connected with a connecting line, the company
Wiring and the data drive unit 31 are corresponded and are electrically connected.
Wherein, every common voltage compensating line 52 is electrically connected with all public electrode wires 20.
Pixel unit 11 is divided into multiple regions, passes through multiple independent data drive units 31 and voltage compensation line pair
The thermal compensation signal in each region is individually controlled, to realize subregion potential compensation, guarantees every piece of region public electrode wire 20
Pixel electrode charge and discharge are effectively matched, the influence to pixel electrode charge and discharge is smaller.
It should be noted that illustrating only in every group of voltage compensation line the case where including two voltage compensation lines in Fig. 2；?
In one embodiment, the quantity of the voltage compensation line in voltage compensation line described in every group picture corresponding with every public electrode wire 20
The quantity of plain unit 11 is identical, to reduce influence of the signal delay to pixel electrode charge and discharge.
Wherein, the data drive unit 31 includes the first signal output end 311 and second signal output end 312, described
First signal output end 311 is electrically connected with the data line 51, and the second signal output end 312 and the connecting line are electrical
Connection.
It should be noted that as shown in Figure 3 and Figure 4, the array substrate include the first metal layer 40 being stacked, thoroughly
Bright conductive metal layer 60 and second metal layer 50.
Wherein, the public electrode wire 20 is located on the same floor not with scan line and grid, and passes through the light shield system with along with
Journey is formed on the first metal layer 40.
Wherein, the common voltage compensating line 52 is located on the same floor not with the data line 51, and the common voltage is mended
It repays line 52 and the data line 51 is formed in the optical cover process with along with and with along in etch process.
Common voltage compensating line 52 and data line 51 are formed by a procedure, reduces manufacturing process, reduces production cost.
Wherein, by opening up through-hole on the pixel unit 11 between the first metal layer 40 and second metal layer 50
70, by filling transparent conductive metal into through-hole 70, to realize common voltage compensating line 52 and the public electrode wire 20
Electric connection.
Embodiment two:
A kind of array substrate, as shown in figure 5, it the difference is that only the common voltage compensating line with embodiment one
52 is different from the connection type of the public electrode wire 20, wherein voltage compensation line described in every group and the public electrode wire 20
It corresponds and is electrically connected.
The invention has the benefit that providing thermal compensation signal by independent data drive unit 31, common voltage is utilized
Compensating line 52 transmits thermal compensation signal to public electrode wire 20, to realize that the compensation to each area array substrate common voltage is believed
Number independent control guarantee that every piece of region public electrode wire 20 is effectively matched pixel electrode and fills to realize subregion potential compensation
Electric discharge, the influence to pixel electrode charge and discharge are smaller.
In conclusion although the present invention has been disclosed above in the preferred embodiment, but above preferred embodiment is not to limit
The system present invention, those skilled in the art can make various changes and profit without departing from the spirit and scope of the present invention
Decorations, therefore protection scope of the present invention subjects to the scope of the claims.
Claims (10)
1. a kind of array substrate, which is characterized in that the array substrate includes:
Pixel unit array, multiple pixel units including array distribution；
At least two public electrode wires, public electrode wire described in each are correspondingly arranged with pixel unit described in a line；
Flip chip plate, for generating data-signal and thermal compensation signal；
At least two data lines, the data line and the flip chip plate and the pixel unit are electrically connected；
Wherein, the array substrate further includes the common voltage compensating line being electrically connected with flip chip plate, the common voltage
Compensating line and the flip chip plate are electrically connected；The common voltage compensating line and the public electrode wire are located at different layers
Not, also, the common voltage compensating line is electrically connected by through-hole and the public electrode wire.
2. array substrate according to claim 1, which is characterized in that the common voltage compensating line is used for from the flip
Thin web receives the thermal compensation signal, and the thermal compensation signal is transmitted to the common electrical being connected with the common voltage compensating line
Polar curve.
3. array substrate according to claim 2, which is characterized in that the thermal compensation signal be used for the common voltage
The current potential of the connected public electrode wire of compensating line compensates, so that the public electrode wire appointing in the array substrate
Current potential at meaning position is constant.
4. array substrate according to claim 1, which is characterized in that the common voltage compensating line and the data line bit
It is other in same layer.
5. array substrate according to claim 1, which is characterized in that the common voltage compensating line and the public electrode
Line is vertical.
6. array substrate according to claim 5, which is characterized in that the flip chip plate includes at least two mutually only
Vertical data drive unit.
7. array substrate according to claim 6, which is characterized in that the common voltage compensating line includes at least two groups electricity
Compensating line is pressed, voltage compensation line described in every group and the data drive unit are corresponded and be electrically connected.
8. array substrate according to claim 7, which is characterized in that every common voltage compensating line with all common electricals
Polar curve is electrically connected.
9. array substrate according to claim 7, which is characterized in that voltage compensation line described in every group and the public electrode
Line is corresponded and is electrically connected.
10. array substrate according to claim 6, which is characterized in that the data drive unit includes that the first signal is defeated
Outlet and second signal output end, first signal output end and the data line electrical connection, the second signal output
End is electrically connected with the common voltage compensating line.
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811541285.4A CN109541864A (en) | 2018-12-17 | 2018-12-17 | A kind of array substrate |
| PCT/CN2019/079049 WO2020124836A1 (en) | 2018-12-17 | 2019-03-21 | Array substrate |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811541285.4A CN109541864A (en) | 2018-12-17 | 2018-12-17 | A kind of array substrate |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN109541864A true CN109541864A (en) | 2019-03-29 |
Family
ID=65855171
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201811541285.4A Pending CN109541864A (en) | 2018-12-17 | 2018-12-17 | A kind of array substrate |
Country Status (2)
| Country | Link |
|---|---|
| CN (1) | CN109541864A (en) |
| WO (1) | WO2020124836A1 (en) |
Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104142593A (en) * | 2014-07-16 | 2014-11-12 | 京东方科技集团股份有限公司 | Array substrate and display device |
| CN105551414A (en) * | 2014-10-23 | 2016-05-04 | 乐金显示有限公司 | display device and method for driving same |
| CN105652547A (en) * | 2016-04-15 | 2016-06-08 | 京东方科技集团股份有限公司 | Array substrate and manufacturing method thereof as well as display panel and display device |
| CN106297709A (en) * | 2016-09-09 | 2017-01-04 | 合肥鑫晟光电科技有限公司 | Display floater, compensation device, display device and common electrode voltage compensation method |
| CN106898326A (en) * | 2017-05-03 | 2017-06-27 | 深圳市华星光电技术有限公司 | Liquid crystal display panel and its common electric voltage compensation method, device |
| US20170192316A1 (en) * | 2016-01-05 | 2017-07-06 | Boe Technology Group Co., Ltd. | Array substrate, liquid crystal display panel and display device |
| CN107357105A (en) * | 2017-09-05 | 2017-11-17 | 京东方科技集团股份有限公司 | A kind of array base palte, display panel, display device |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR102200255B1 (en) * | 2014-11-24 | 2021-01-07 | 엘지디스플레이 주식회사 | Liquid crystal display |
-
2018
- 2018-12-17 CN CN201811541285.4A patent/CN109541864A/en active Pending
-
2019
- 2019-03-21 WO PCT/CN2019/079049 patent/WO2020124836A1/en active Application Filing
Patent Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104142593A (en) * | 2014-07-16 | 2014-11-12 | 京东方科技集团股份有限公司 | Array substrate and display device |
| CN105551414A (en) * | 2014-10-23 | 2016-05-04 | 乐金显示有限公司 | display device and method for driving same |
| US20170192316A1 (en) * | 2016-01-05 | 2017-07-06 | Boe Technology Group Co., Ltd. | Array substrate, liquid crystal display panel and display device |
| CN105652547A (en) * | 2016-04-15 | 2016-06-08 | 京东方科技集团股份有限公司 | Array substrate and manufacturing method thereof as well as display panel and display device |
| CN106297709A (en) * | 2016-09-09 | 2017-01-04 | 合肥鑫晟光电科技有限公司 | Display floater, compensation device, display device and common electrode voltage compensation method |
| CN106898326A (en) * | 2017-05-03 | 2017-06-27 | 深圳市华星光电技术有限公司 | Liquid crystal display panel and its common electric voltage compensation method, device |
| CN107357105A (en) * | 2017-09-05 | 2017-11-17 | 京东方科技集团股份有限公司 | A kind of array base palte, display panel, display device |
Also Published As
| Publication number | Publication date |
|---|---|
| WO2020124836A1 (en) | 2020-06-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN110082970A (en) | Liquid crystal display panel and display device | |
| CN102879966B (en) | A kind of array base palte and liquid crystal indicator | |
| CN201886234U (en) | Liquid crystal display base plate and liquid crystal display (LCD) | |
| CN101281325B (en) | LCD panel | |
| US10168593B2 (en) | Liquid crystal display panel having dual capacitors connected in parallel to shift register unit and array substrate thereof | |
| CN203365869U (en) | Array substrate and display device | |
| CN104698713A (en) | Liquid crystal display panel and liquid crystal display device | |
| CN103777423B (en) | Liquid crystal panel and dot structure thereof | |
| CN105093607A (en) | Array substrate, touch control display panel and touch control display device | |
| CN101706637A (en) | Pixel electrode structure with high display quality | |
| CN201867559U (en) | Array substrate, liquid crystal panel and liquid crystal display | |
| RU2488865C9 (en) | Substrate containing thin film transistors and lcd display wherein such substrate is used | |
| CN106449652B (en) | Array substrate and its manufacturing method, display panel and display equipment | |
| CN108445684A (en) | Array substrate, display panel and display device | |
| CN108831302A (en) | Display panel and display device | |
| CN103345092A (en) | Array substrate, manufacturing method thereof and display device | |
| US20220309969A1 (en) | Display panel | |
| CN105607369A (en) | Array substrate, liquid crystal display panel and display device | |
| CN105373259A (en) | Array substrate, display panel and display apparatus | |
| CN106094272A (en) | A kind of display base plate, its manufacture method and display device | |
| CN103135298A (en) | Thin film transistor (TFT) - liquid crystal display (LCD) array substrate and manufacturing method thereof, and display screen | |
| CN106647066A (en) | Display panel | |
| CN100590504C (en) | LCD device array substrates | |
| CN102812397B (en) | Liquid crystal display device | |
| CN106200158A (en) | Display floater and preparation method thereof, display device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| CB02 | Change of applicant information | ||
| CB02 | Change of applicant information |
Address after: 9-2 Tangming Avenue, Guangming New District, Shenzhen City, Guangdong Province Applicant after: TCL Huaxing Photoelectric Technology Co.,Ltd. Address before: 9-2 Tangming Avenue, Guangming New District, Shenzhen City, Guangdong Province Applicant before: Shenzhen China Star Optoelectronics Technology Co.,Ltd. |
|
| RJ01 | Rejection of invention patent application after publication | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20190329 |