CN109410894B - Method and module for generating differential output signal and display device - Google Patents
Method and module for generating differential output signal and display device Download PDFInfo
- Publication number
- CN109410894B CN109410894B CN201910015799.4A CN201910015799A CN109410894B CN 109410894 B CN109410894 B CN 109410894B CN 201910015799 A CN201910015799 A CN 201910015799A CN 109410894 B CN109410894 B CN 109410894B
- Authority
- CN
- China
- Prior art keywords
- signal
- refresh rate
- display
- time interval
- differential output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
- G09G5/39—Control of the bit-mapped memory
- G09G5/393—Arrangements for updating the contents of the bit-mapped memory
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
The invention provides a method of generating a differential output signal, the method comprising: receiving an initial input signal; receiving a display mode signal corresponding to the initial input signal; determining to drive the target refresh rate according to the display mode signal; determining a clock signal corresponding to the target refresh rate according to the target refresh rate, wherein the frequency of the clock signal is inversely related to the target refresh rate of the clock signal; converting the initial input signal into a differential output signal according to the determined clock signal; and outputting the differential output signal. The invention also provides a differential output signal generation module and a display device. When the differential output signal generated by the method for generating the differential output signal is used for driving the display panel to display, energy consumption can be saved.
Description
Technical Field
The present invention relates to the field of display driving technologies, and in particular, to a method of generating a differential output signal, a differential output signal generation module for performing the method, and a display device including the differential output signal generation module.
Background
With the development of display technology, the resolution of display products is higher and higher, and the transmission rate of display data is required to be faster and faster. The existing low-voltage differential signaling (LVDS) technology uses a lot of data transmission lines, has a slow transmission rate and poor stability, and cannot meet the display requirements of high resolution and high refresh rate. The clock-embedded differential signaling technology uses fewer data transmission lines, has high data transmission rate and good stability, can well realize the display of the display panel with high resolution and high refresh rate, and has better display effect, so the clock-embedded differential signaling technology is adopted to replace the low-voltage differential signaling technology in the prior art.
However, in the prior art, the display panel adopts the clock-embedded differential signal technology for data transmission and driving display, and the problem of high energy consumption exists.
Disclosure of Invention
An object of the present invention is to provide a method of outputting a differential output signal according to an initial input signal, an apparatus for outputting a differential output signal according to an initial input signal, and a display apparatus including the apparatus for outputting a differential output signal according to an initial input signal. The method for outputting the differential output signal according to the initial input signal can output the differential output signal for driving the display panel to display, thereby realizing the automatic matching of the refresh rate of the display panel according to the application scene (display mode) and reducing the power consumption of the display panel.
To solve the above technical problem, as a first aspect of the present invention, there is provided a method of generating a differential output signal for driving a display panel to perform display by refreshing at a target refresh rate, wherein the method comprises:
receiving an initial input signal;
receiving a display mode signal corresponding to the initial input signal;
determining the target refresh rate according to the display mode signal;
determining a clock signal corresponding to the target refresh rate according to the target refresh rate, wherein the frequency of the clock signal is inversely related to the target refresh rate of the clock signal;
converting the initial input signal into a differential output signal according to the determined clock signal;
and outputting the differential output signal.
Preferably, the step of determining the target refresh rate according to the display mode signal comprises:
identifying a flag bit in the display mode signal, and determining a refresh rate corresponding to the flag bit according to the flag bit;
and determining the refresh rate corresponding to the zone bit as a target refresh rate.
Preferably, the step of converting the initial input signal into a differential output signal according to the determined clock signal comprises:
generating an intermediate conversion differential signal according to the clock signal and the initial input signal, wherein the intermediate conversion signal comprises an intermediate field synchronous signal and an intermediate gating signal, the intermediate field synchronous signal corresponds to a signal for starting displaying each frame of picture in the intermediate conversion differential signal, and the intermediate gating signal corresponds to a signal for starting displaying each line of pixel units in the intermediate conversion differential signal;
acquiring a first time interval between a pulse of the intermediate field synchronous signal and a pulse of the intermediate gating signal, and acquiring a second time interval between two adjacent pulses in the intermediate gating signal;
and processing the initial input signal according to the first time interval and the second time interval to obtain a differential output signal, wherein in the differential output signal, the duration of the invalid data in each frame of display data output to the display panel is the same as the duration of the first time interval, and the duration of the invalid data in the display data output to a row of pixels in the display panel is the same as the duration of the second time interval.
Preferably, the method further comprises:
and carrying out first clock training in the first time interval, wherein the duration of the first clock training is less than that of the first time interval.
Preferably, the method further comprises:
and performing second clock training in each second time interval, wherein the duration of the second clock training is less than the duration of the second time interval.
As a second aspect of the present invention, there is provided a differential output signal generation module for driving a display panel to refresh at a target refresh rate for display, wherein the apparatus comprises:
an initial input signal receiving unit for receiving an initial input signal;
a display mode signal receiving unit for receiving a display mode signal corresponding to the initial input signal;
a target refresh rate determination unit for determining the target refresh rate according to the display mode signal;
the clock signal selection unit is used for determining a clock signal corresponding to the target refresh rate according to the target refresh rate, wherein the frequency of the clock signal is inversely related to the target refresh rate of the clock signal;
a signal conversion unit for converting the initial input signal into a differential output signal according to the determined clock signal;
and the differential signal output unit is used for outputting the differential output signal.
Preferably, the determining the target refresh rate according to the display mode signal by the target refresh rate determining unit includes:
identifying a flag bit in the display mode signal, and determining a refresh rate corresponding to the flag bit according to the flag bit;
and determining the refresh rate corresponding to the zone bit as a target refresh rate.
Preferably, the signal conversion unit includes:
the conversion subunit is used for generating an intermediate conversion differential signal according to the clock signal and the initial input signal, wherein the intermediate conversion signal comprises an intermediate field synchronization signal and an intermediate strobe signal;
the acquisition subunit is used for acquiring a first time interval between a pulse of the intermediate field synchronous signal and a pulse of the intermediate gating signal and acquiring a second time interval between two adjacent pulses in the intermediate gating signal;
a data processing subunit, configured to process the initial input signal according to the first time interval and the second time interval to obtain a differential output signal,
in the differential output signal, the time duration of the invalid data in each frame of display data output to the display panel is the same as the time duration of the first time interval, and the time duration of the invalid data in the display data output to one row of pixels in the display panel is the same as the time duration of the second time interval.
Preferably, the apparatus further comprises:
a clock training unit for performing a first clock training within the first time interval, wherein the duration of the first clock training is less than the duration of the first time interval,
the clock training unit is further configured to perform second clock training in each of the second time intervals, and a duration of the second clock training is less than a duration of the second time interval.
As a third aspect of the present invention, a display device is provided, where the display device includes a display panel, a driving circuit, and a display panel, where the display device further includes the above differential output signal generating module provided in the present invention, and the driving circuit is configured to drive the display panel to refresh and display at the target refresh frequency according to the differential output signal output by the differential output signal generating module.
Drawings
The accompanying drawings, which are included to provide a further understanding of the invention and are incorporated in and constitute a part of this specification, illustrate embodiments of the invention and together with the description serve to explain the principles of the invention and not to limit the invention. In the drawings:
FIG. 1 is a timing diagram of a differential output signal according to the prior art;
FIG. 2 is a schematic flow chart of a method for generating a differential output signal according to the present invention;
FIG. 3 is a flowchart illustrating a detailed step of step S5 in FIG. 2;
FIG. 4 is a block diagram of a differential output signal generation module provided by the present invention;
fig. 5 is a block diagram of the structure of the signal conversion unit 105 in fig. 4;
FIG. 6 is a timing diagram of a differential output signal obtained by the method for generating a differential output signal according to the present invention;
fig. 7 is a timing diagram of a field sync signal and a gate signal when a display mode is changed, which is obtained by using the method for generating a differential output signal according to the present invention.
Description of the reference numerals
100: the differential signal generation module 101: initial input signal receiving unit
102: display mode signal receiving section 103: target refresh rate determination unit
104: the clock signal selection unit 105: signal conversion unit
106: differential signal output unit 1051: converting subunit
1052: acquisition subunit 1053: data processing subunit
Detailed Description
The following detailed description of embodiments of the invention refers to the accompanying drawings. It should be understood that the detailed description and specific examples, while indicating the present invention, are given by way of illustration and explanation only, not limitation.
As one aspect of the present invention, there is provided a method of generating a differential output signal for driving a display panel to refresh for display at a target refresh frequency, wherein the method comprises, as shown in fig. 2:
and step S1, receiving an initial input signal.
And step S2, receiving a display mode signal corresponding to the initial input signal.
And step S3, determining the target refresh rate according to the display mode signal.
Step S4, determining a clock signal corresponding to the target refresh rate according to the target refresh rate, wherein the frequency of the clock signal is inversely related to the target refresh rate of the clock signal.
And step S5, converting the initial input signal into a differential output signal according to the determined clock signal.
And step S6, outputting the differential output signal.
It is noted that the display driving circuit (including the gate driving circuit and the source driving overcurrent) that drives the display panel receives the differential output signal and drives the display panel to display according to the differential output signal, so that the display panel can be refreshed according to the target refresh rate.
It is first noted that the method comprising steps S1 to S6 is performed in a display device, specifically comprising a display panel, the display driver circuit and a differential signal generating means for performing the method.
And the differential signal generating device executing the method outputs the differential output signal to a display driving circuit of the display panel, and the display driving circuit drives the display panel to refresh and display according to the target refresh rate according to the differential output signal.
According to the method comprising the steps S1 to S6, the corresponding target refresh rate is automatically determined according to the display mode, the corresponding clock signal is matched corresponding to the target refresh rate, and the automatic matching of the refresh rate according to the application scene (display mode) is realized. Specifically, when the display mode corresponds to a high-quality picture, the high refresh rate is automatically matched to enhance the display effect, so that the user experience is improved, and when the display mode corresponds to a low-quality picture, the low refresh rate is automatically matched to reduce the power consumption of the display panel.
The present invention is not limited to the type of the initial input signal, and for the display driving circuit, it is preferable that the initial input signal includes an initial gate signal, an initial field synchronization signal, a digital pixel signal, an initial clock signal, and the like in step S1. It should be noted that the field sync signal is a signal indicating that the display of the image of each frame is started, and the gate signal is a signal indicating that the display of the pixel units of each line is started. The initial field synchronous signal represents a signal at the beginning of each frame in the initial signal, and the initial strobe signal represents a signal indicating the beginning of display of each row of pixel units in the initial signal.
In the present invention, there is no particular requirement on how to obtain the display mode signal. For example, an initial input signal may be recognized by a controller of the display apparatus and a corresponding display mode signal may be generated. When an initial input signal is received (e.g., from a 3D display signal or a 2D display signal), the controller recognizes a display mode of the received initial input signal and generates a corresponding display mode signal.
In the present invention, the flag bits in different display mode signals are different, and therefore, step S3 may include:
identifying a flag bit in the display mode signal, and determining a refresh rate corresponding to the flag bit according to the flag bit;
and determining the refresh rate corresponding to the zone bit as a target refresh rate.
The initial input signal may be any one of a game display signal, a movie display signal, and the like. The flag bits of the display signals corresponding to different initial display signals are different.
Specifically, in the above embodiment of the display mode, preferably, the refresh rate of the picture display mode is the lowest, the refresh rate of the game running mode is the highest, and the refresh rate of the video display mode is between the two, based on which, when the display device displays, the refresh rate is automatically switched according to the display mode, specifically, when the game is running, the display panel refreshes according to the refresh rate of the game running mode, the picture is smooth and not jammed, user experience is improved, when the picture is browsed, the display panel refreshes according to the refresh rate of the picture display mode, and at this time, the refresh rate of the display panel is lower than the refresh rate of the game running mode, so that energy consumption of the display panel is reduced.
As a preferred embodiment, determining the refresh rate corresponding to the flag bit according to the flag bit may be implemented by looking up a table, for example, a mapping table between the flag bit and the refresh rate is preset in a storage unit (database).
In the present invention, step S5 is not particularly limited, and as a preferred embodiment, as shown in fig. 3, step S5 includes:
step S51, generating an intermediate conversion differential signal according to the clock signal and the initial input signal, where the intermediate conversion signal includes an intermediate field synchronization signal and an intermediate strobe signal, the intermediate field synchronization signal corresponds to a signal for starting displaying each frame of picture in the intermediate conversion differential signal, and the intermediate strobe signal corresponds to a signal for starting displaying each line of pixel units in the intermediate conversion differential signal;
step S52, collecting a first time interval between the pulse of the intermediate field synchronous signal and the pulse of the intermediate gating signal in the process of analog driving of the display panel, and simultaneously collecting a second time interval between two adjacent pulses in the intermediate gating signal;
step S53, processing the initial input signal according to the first time interval and the second time interval to obtain a differential output signal, where in the differential output signal, a time duration of invalid data in each frame of display data output to the display panel is the same as a time duration of the first time interval, and a time duration of invalid data in display data output to a row of pixels in the display panel is the same as a time duration of the second time interval.
In step S51, when the display mode of the display device is changed, the frequency of the clock signal newly determined according to the target refresh rate is also changed from the frequency of the initial clock signal.
Specifically, when the frequency of the clock signal is increased, the frequency of the converted intermediate field synchronization signal is increased relative to the frequency of the initial field synchronization signal, and the frequency of the converted intermediate field synchronization signal is also increased relative to the frequency of the initial strobe signal, or vice versa.
As an embodiment, as shown in fig. 6, in step S52, when the first time interval T1 is acquired during the analog driving of the display panel, the number of cycles of the clock signal between the falling edge of the pulse of the intermediate field synchronizing signal VS and the rising edge of the first pulse of the intermediate gate signal DE is counted as the first time interval T1.
And calculating the number of cycles of the clock signal between two adjacent pulses in the intermediate strobe signal DE as the second time interval T2, starting from the falling edge of the previous pulse until the rising edge of the next pulse stops.
It should be explained that, in step S53, the data format of the differential output signal includes a clock training data segment, a parameter configuration data segment, and a pixel data segment. And according to the time sequence of the clock signal, one group of the clock training data segment, one group of the parameter configuration data segment and one group of the pixel data segment are display data for driving one row of pixel units of the display panel to display.
When the differential output signal is sent to the display driving circuit, the clock training data segment is used for aligning a data clock of the display driving circuit with a clock of a sending end of the differential output signal so as to ensure the accuracy of data receiving, the parameter configuration data segment is used for indicating the end of the clock training segment and indicating the start of the pixel data segment, and the display driving circuit drives the display panel to display according to the data of the pixel data segment.
As shown in fig. 6, the first time interval T1 is the time of invalid data in each frame of display data output to the display panel, in other words, the first time interval T1 is the vertical blanking period of the intermediate gate signal corresponding to one frame of display data. The second time interval is the time of invalid data in the display data output to a row of pixels in the display panel, in other words, the second time interval T2 is the line blanking period of a row of display data corresponding to the intermediate strobe signal.
Data corresponding to the line blanking period/field blanking period in the differential output signal is invalid data, and the 'invalid' is relative to pixel data provided for a pixel unit.
As shown in fig. 6, the pixel DATA segment of each row of display DATA includes a plurality of DATA0, DATA1.. DATA DATAn, wherein the DATA0, DATA1.. DATA DATAn correspond to the pixel cells of the display panel executing the row of display DATA one by one.
It should be noted that, the above-mentioned acquisition step is only performed on the first frame data of the initial input signal, and it is not necessary to acquire each frame data of the initial input signal, and each frame of data in the initial input signal is processed directly according to the first time interval and the second time interval, so as to improve the signal conversion efficiency.
In the present invention, as shown in fig. 6, the differential output signal outputted to the display panel includes a plurality of frames of display data, and the strobe signal DE includes a vertical blanking period (a first time interval T1) and a plurality of horizontal blanking periods (a second time interval T2) for each frame of display data.
Based on this, in the present invention, the method of outputting a differential output signal according to an initial input signal further includes:
and carrying out first clock training in the first time interval, wherein the duration of the first clock training is less than that of the first time interval.
And performing second clock training in each second time interval, wherein the duration of the second clock training is less than the duration of the second time interval.
Corresponding to the first time interval T1, a first clock training is started for the first line of display data in the frame of display data several clock signals before the parameter configuration data segment CONG. During a corresponding second time interval T2, a second clock training of the line of display data is started a few clock signals before the parameter configuration data segment CONG.
For prior art techniques such as that shown in fig. 1, clock training is performed during the first time interval T1 and during the second time interval T2. In the present application, the duration of the first clock training is less than the duration of the first time interval T1, and the duration of the second clock training is less than the duration of the second time interval, in other words, the present invention reduces the clock training time, the display driving circuit (IC0) performs driving of the display panel according to the differential output signal, performs clock training only at a few clocks before the arrival of valid data to achieve clock alignment, and ensures the accuracy of data reception, and the display driving circuit can be in a standby state at other times, thereby reducing power consumption.
The working process of the method for generating a differential output signal according to the present invention is described below with reference to the embodiment shown in fig. 7:
in the embodiment shown in fig. 7, the display Mode of the display device is switched from the display Mode0 to the display Mode1, the refresh rate (i.e., the target refresh rate) of the display Mode1 becomes large, the frequency of the clock signal corresponding to the target refresh rate also becomes large,
converting the field sync signal and the gate signal of the display Mode0 into the field sync signal and the gate signal of the display Mode1 according to the timing of the clock signal, wherein the acquired first time interval T1 is changed from the first time interval T1-Mode0 to the first time interval T1-Mode1, and the acquired second time interval T2 is changed from the second time interval T2-Mode0 to the second time interval T2-Mode 1; the clock signal corresponding to the transition duration RT indicates that the first time interval T1 is changed from the first time interval T1-Mode0 to the time required for the first time interval T1-Mode1 and the second time interval T2 is changed from the second time interval T2-Mode0 to the time required for the second time interval T2-Mode1 when the display Mode is changed.
Further, the differential output signal is generated from the pixel data of the first time interval T1-Mode1, the second time interval T2-Mode1 and the display Mode0, and is sent to the display driving circuit, and the display driving circuit drives the display panel to refresh at the target refresh rate
In the above, the display device executes the method for outputting the differential output signal according to the initial input signal, automatically determines the corresponding target refresh rate according to the display mode, and matches the corresponding clock signal corresponding to the target refresh rate, thereby implementing automatic matching of the refresh rate according to the application scenario (display mode).
It should be noted that in the embodiment shown in fig. 7, the target refresh rate becomes large, and the number of frames of a picture displayed per unit time increases, but the pixel data of the initial display Mode0 lacks data corresponding to the newly increased number of frames of a picture, and therefore, the signal conversion output method provided by the present invention further includes supplementation of the pixel data to ensure the display effect.
As a second aspect of the present invention, there is provided a differential output signal generating block, wherein, as shown in fig. 4, the differential output signal generating block 100 includes an initial input signal receiving unit 101, a display mode signal receiving unit 102, a target refresh rate determining unit 103, a clock signal selecting unit 104, a signal converting unit 105, and a differential signal output unit 106.
Wherein the initial input signal receiving unit 101 is configured to execute step S1, i.e. the initial input signal receiving unit 101 is configured to receive an initial input signal.
The display mode signal receiving unit 102 is configured to execute step S2, that is, the display mode signal receiving unit 102 is configured to receive the display mode signal corresponding to the initial input signal.
The target refresh rate determination unit 103 is configured to execute step S3, that is, the target refresh rate determination unit 103 is configured to determine a target refresh rate for driving the display panel according to the display mode signal.
The clock signal selecting unit 104 is configured to execute step S4, that is, the clock signal selecting unit is configured to determine a clock signal corresponding to the target refresh rate according to the target refresh rate, where the frequency of the clock signal is inversely related to the target refresh rate of the clock signal.
The signal conversion unit 105 is configured to execute step S5, that is, the signal conversion unit 105 is configured to convert the initial input signal into a differential output signal according to the determined clock signal.
The differential signal output unit 106 is configured to execute step S6, that is, the differential signal output unit 106 is configured to output the differential output signal.
As described above, the display driving circuit (including the gate driving circuit and the source driving overcurrent) that drives the display panel receives the differential output signal and drives the display panel to display according to the differential output signal, so that the display panel can be refreshed according to the target refresh rate.
As described above, the differential signal generating module 100 executes the method provided by the present invention, and outputs a differential output signal to the display driving circuit of the display panel, and the display driving circuit drives the display panel to display according to the target refresh rate according to the differential output signal.
Moreover, the differential signal generation module 100 automatically determines a corresponding target refresh rate according to the display mode, and matches a corresponding clock signal corresponding to the target refresh rate, thereby implementing automatic matching of the refresh rate according to the application scenario (display mode). Specifically, when the display mode corresponds to a high-quality picture, the high refresh rate is automatically matched to enhance the display effect, so that the user experience is improved, and when the display mode corresponds to a low-quality picture, the low refresh rate is automatically matched to reduce the power consumption of the display panel.
In the present invention, as an embodiment, the determining of the target refresh rate by the target refresh rate determining unit 103 includes: identifying a flag bit in the display mode signal, and determining a refresh rate corresponding to the flag bit according to the flag bit; and determining the refresh rate corresponding to the zone bit as a target refresh rate.
As described above, the display mode can be identified according to the flag bit in the display mode signal, and the target refresh rate corresponding to the display mode is determined.
Preferably, the determining the refresh rate corresponding to the flag bit according to the flag bit may be implemented by looking up a table, for example, a mapping table between the flag bit and the refresh rate is preset in a storage unit (database).
In the present invention, the signal conversion unit is not particularly limited, for example, as an implementation, as shown in fig. 5, the signal conversion unit 105 includes a conversion subunit 1051, an acquisition subunit 1052 and a data processing subunit 1053.
The conversion subunit 1051 is configured to generate first frame conversion data according to the clock signal and first frame data of the initial input signal, where the first frame conversion data includes an intermediate field synchronization signal and an intermediate strobe signal.
The acquisition subunit 1052 is configured to acquire a first time interval between a pulse of the intermediate field sync signal and a pulse of the intermediate gating signal, and simultaneously acquire a second time interval between two adjacent pulses in the intermediate gating signal.
The data processing subunit 1053 is configured to process the initial input signal to obtain a differential output signal, where in the differential output signal, the first time interval is a time of invalid data in each frame of display data output to the display panel, and the second time interval is a time of invalid data in display data output to a row of pixels in the display panel.
As shown in fig. 6, the first time interval is a time of invalid data in each frame of display data output to the display panel, in other words, the first time interval T1 is a vertical blanking period of the intermediate strobe signal corresponding to one frame of display data. The second time interval is the time of invalid data in the display data output to a row of pixels in the display panel, in other words, the second time interval T2 is the line blanking period of a row of display data corresponding to the intermediate strobe signal.
Data corresponding to the line blanking period/field blanking period in the differential output signal is invalid data, and the 'invalid' is relative to pixel data provided for a pixel unit.
In the present invention, the apparatus further includes a clock training unit, specifically, the clock training unit is configured to perform clock training in the first time interval, and a duration of the clock training is shorter than a duration of the first time interval. And performing clock training in the second time interval, wherein the duration of the clock training is less than the duration of the second time interval.
As shown in fig. 6, clock training for the first line of display data in the frame of display data is started several clock signals before the parameter configuration data segment CONG corresponding to the first time interval T1. During a corresponding second time interval T2, clock training of the line of display data starts a few clock signals before the parameter configuration data segment CONG.
For prior art techniques such as that shown in fig. 1, clock training is performed during the first time interval T1 and during the second time interval T2. In the present application, the duration of the clock training is shorter than the duration of the first time interval T1 and the duration of the second time interval, in other words, the clock training time is reduced, that is, the length of the clock training data segment is shortened, if the differential output signal is sent to the display driving circuit (IC0), the display driving circuit performs clock training according to the differential output signal, and performs clock training only at several clocks before the valid data arrives, so as to achieve clock alignment, ensure the accuracy of data reception, and reduce the power consumption of the display driving circuit.
As a third aspect of the present invention, a display device is provided, where the display device includes a display panel, a driving circuit, and a display panel, and the display device further includes the above differential output signal generating module provided in the present invention, and the driving circuit is configured to drive the display panel to refresh and display at the target refresh frequency according to the differential output signal output by the differential output signal generating module.
The display device comprises a display mode identification unit for identifying whether the display mode is changed or not and sending a display mode signal to the device when the display mode is changed, and the device receives the display mode signal and executes the method for outputting the differential output signal according to the initial input signal, so as to realize the automatic matching of the refresh rate.
The display device is not limited in the present invention, for example, as an alternative embodiment, the display device may be a smart phone, a tablet computer, or the like.
It will be understood that the above embodiments are merely exemplary embodiments taken to illustrate the principles of the present invention, which is not limited thereto. It will be apparent to those skilled in the art that various modifications and improvements can be made without departing from the spirit and substance of the invention, and these modifications and improvements are also considered to be within the scope of the invention.
Claims (10)
1. A method of generating differential output signals for driving a display panel to refresh for display at a target refresh rate, the method comprising:
receiving an initial input signal;
receiving a display mode signal corresponding to the initial input signal;
determining the target refresh rate according to the display mode signal;
determining a clock signal corresponding to the target refresh rate according to the target refresh rate, wherein the frequency of the clock signal is inversely related to the target refresh rate of the clock signal;
converting the initial input signal into a differential output signal according to the determined clock signal;
and outputting the differential output signal.
2. The method of claim 1, wherein the step of determining the target refresh rate according to the display mode signal comprises:
identifying a flag bit in the display mode signal, and determining a refresh rate corresponding to the flag bit according to the flag bit;
and determining the refresh rate corresponding to the zone bit as the target refresh rate.
3. The method of claim 1 or 2, wherein the step of converting the initial input signal into a differential output signal according to the determined clock signal comprises:
generating an intermediate conversion differential signal according to the clock signal and the initial input signal, wherein the intermediate conversion signal comprises an intermediate field synchronous signal and an intermediate gating signal, the intermediate field synchronous signal corresponds to a signal for starting displaying each frame of picture in the intermediate conversion differential signal, and the intermediate gating signal corresponds to a signal for starting displaying each line of pixel units in the intermediate conversion differential signal;
acquiring a first time interval between a pulse of the intermediate field synchronous signal and a pulse of the intermediate gating signal, and acquiring a second time interval between two adjacent pulses in the intermediate gating signal;
and processing the initial input signal according to the first time interval and the second time interval to obtain a differential output signal, wherein in the differential output signal, the duration of the invalid data in each frame of display data output to the display panel is the same as the duration of the first time interval, and the duration of the invalid data in the display data output to a row of pixels in the display panel is the same as the duration of the second time interval.
4. The method of claim 3, further comprising:
and carrying out first clock training in the first time interval, wherein the duration of the first clock training is less than the duration of the first time interval.
5. The method of claim 3, further comprising:
and performing second clock training in each second time interval, wherein the duration of the second clock training is less than the duration of the second time interval.
6. A differential output signal generation module for driving a display panel to refresh at a target refresh rate for display, the differential output signal generation module comprising:
an initial input signal receiving unit for receiving an initial input signal;
a display mode signal receiving unit for receiving a display mode signal corresponding to the initial input signal;
a target refresh rate determination unit for determining the target refresh rate according to the display mode signal;
the clock signal selection unit is used for determining a clock signal corresponding to the target refresh rate according to the target refresh rate, wherein the frequency of the clock signal is inversely related to the target refresh rate of the clock signal;
a signal conversion unit for converting the initial input signal into a differential output signal according to the determined clock signal;
and the differential signal output unit is used for outputting the differential output signal.
7. The differential output signal generation module of claim 6, wherein the target refresh rate determination unit determining the target refresh rate according to the display mode signal comprises:
identifying a flag bit in the display mode signal, and determining a refresh rate corresponding to the flag bit according to the flag bit;
and determining the refresh rate corresponding to the zone bit as a target refresh rate.
8. The differential output signal generation module according to claim 6 or 7, wherein the signal conversion unit includes:
the conversion subunit is configured to generate an intermediate conversion differential signal according to the clock signal and the initial input signal, where the intermediate conversion signal includes an intermediate field synchronization signal and an intermediate strobe signal, the intermediate field synchronization signal corresponds to a signal for starting to display each frame of picture in the intermediate conversion differential signal, and the intermediate strobe signal corresponds to a signal for starting to display each line of pixel units in the intermediate conversion differential signal;
the acquisition subunit is used for acquiring a first time interval between a pulse of the intermediate field synchronous signal and a pulse of the intermediate gating signal and acquiring a second time interval between two adjacent pulses in the intermediate gating signal;
a data processing subunit, configured to process the initial input signal according to the first time interval and the second time interval to obtain a differential output signal,
in the differential output signal, the time duration of the invalid data in each frame of display data output to the display panel is the same as the time duration of the first time interval, and the time duration of the invalid data in the display data output to one row of pixels in the display panel is the same as the time duration of the second time interval.
9. The differential output signal generation module of claim 8, further comprising:
a clock training unit for performing a first clock training within the first time interval, wherein the duration of the first clock training is less than the duration of the first time interval,
the clock training unit is further configured to perform second clock training in each of the second time intervals, and a duration of the second clock training is less than a duration of the second time interval.
10. A display device, comprising a display panel, a driving circuit and a display panel, wherein the display device further comprises the differential output signal generation module of any one of claims 6 to 9, and the driving circuit is configured to drive the display panel to refresh at a target refresh frequency for displaying according to the differential output signal output by the differential output signal generation module.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201910015799.4A CN109410894B (en) | 2019-01-08 | 2019-01-08 | Method and module for generating differential output signal and display device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201910015799.4A CN109410894B (en) | 2019-01-08 | 2019-01-08 | Method and module for generating differential output signal and display device |
Publications (2)
Publication Number | Publication Date |
---|---|
CN109410894A CN109410894A (en) | 2019-03-01 |
CN109410894B true CN109410894B (en) | 2021-01-26 |
Family
ID=65462216
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201910015799.4A Expired - Fee Related CN109410894B (en) | 2019-01-08 | 2019-01-08 | Method and module for generating differential output signal and display device |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN109410894B (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN114420025A (en) * | 2020-10-28 | 2022-04-29 | 北京京东方显示技术有限公司 | Display panel driving method, driving device and display device |
CN113570996B (en) * | 2021-07-30 | 2022-05-10 | 惠科股份有限公司 | Driving circuit of display panel and display device |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20070098419A (en) * | 2006-03-30 | 2007-10-05 | 엘지.필립스 엘시디 주식회사 | Apparatus for driving liquid crystal display and menthod thereof |
KR101329706B1 (en) * | 2007-10-10 | 2013-11-14 | 엘지디스플레이 주식회사 | liquid crystal display device and driving method of the same |
KR101354347B1 (en) * | 2008-08-26 | 2014-01-23 | 엘지디스플레이 주식회사 | Liquid Crystal Display and Driving Method thereof |
US8619932B2 (en) * | 2010-09-15 | 2013-12-31 | Mediatek Inc. | Signal transmission system with clock signal generator configured for generating clock signal having stepwise/smooth frequency transition and related signal transmission method thereof |
CN201892936U (en) * | 2010-12-06 | 2011-07-06 | 中国航空工业集团公司第六三一研究所 | Video conversion device |
CN104143315B (en) * | 2014-07-02 | 2016-11-23 | 深圳雷曼光电科技股份有限公司 | LED display system, device and the method reducing LED display system electromagnetic interference |
JP2016066065A (en) * | 2014-09-05 | 2016-04-28 | 株式会社半導体エネルギー研究所 | Display device and electronic device |
CN106205460B (en) * | 2016-09-29 | 2018-11-23 | 京东方科技集团股份有限公司 | Driving method, sequence controller and the display device of display device |
CN107168508B (en) * | 2017-04-26 | 2021-05-04 | 上海掌门科技有限公司 | Low-power-consumption normally-displayed information implementation method and device |
-
2019
- 2019-01-08 CN CN201910015799.4A patent/CN109410894B/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
CN109410894A (en) | 2019-03-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9417683B2 (en) | Driving device for driving a display unit | |
US9858854B2 (en) | Display with variable input frequency | |
US20150348509A1 (en) | Dynamic frame repetition in a variable refresh rate system | |
CN109410894B (en) | Method and module for generating differential output signal and display device | |
CN102006489B (en) | Frame rate conversion apparatus for 3D display and associated method | |
US20150138259A1 (en) | Driving device for driving display unit | |
JP2015102596A (en) | Drive device of display device | |
CN105304053B (en) | Initial signal control method, chip and display panel in timing controller | |
CN100552755C (en) | Active matrix display device and relevant data adjusting module and driving method thereof | |
WO2014048000A1 (en) | Driving method for liquid crystal display device and driving system thereof | |
CN103024430A (en) | Control display method and system for simulating red, green and blue (RGB) signal | |
CN110570793B (en) | Testing method and device adaptive to different types of display screens and terminal equipment | |
CN111459442B (en) | Image resolution and frame reduction method and device | |
CN215453109U (en) | Car machine display device and car | |
TWI765293B (en) | Receiving device, video recording system and method for reducing video latency in video recording system | |
JP2008270937A (en) | Image processing controller, electronic equipment, and image signal processing method | |
KR101408250B1 (en) | Liquid crystal display device | |
CN113660431A (en) | Multi-screen display method of vehicle-mounted display equipment, vehicle-mounted display equipment and vehicle | |
CN209120335U (en) | A kind of HDMI high image quality synchronization de interlacing system | |
CN112785980B (en) | Display driving device and method and OLED display device | |
CN112468756B (en) | Video signal non-lost frame display method and display equipment | |
US7271817B2 (en) | Aspect ratio conversion for imagers having random row access | |
CN220401809U (en) | Image sending device, LED sending card and display system | |
CN115798385A (en) | Signal transmission method and device and electronic equipment | |
CN114333687B (en) | Display driving method, display driving circuit, LED display panel and display device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20210126 Termination date: 20220108 |