CN109343854A - Intelligent automation Compilation Method and system based on zynq system - Google Patents
Intelligent automation Compilation Method and system based on zynq system Download PDFInfo
- Publication number
- CN109343854A CN109343854A CN201811089601.9A CN201811089601A CN109343854A CN 109343854 A CN109343854 A CN 109343854A CN 201811089601 A CN201811089601 A CN 201811089601A CN 109343854 A CN109343854 A CN 109343854A
- Authority
- CN
- China
- Prior art keywords
- file
- parameter
- zynq
- kernel
- intelligent automation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F8/00—Arrangements for software engineering
- G06F8/40—Transformation of program code
- G06F8/41—Compilation
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Software Systems (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Stored Programmes (AREA)
Abstract
The invention discloses a kind of intelligent automation Compilation Methods and system based on zynq system, and the method includes 1) under the intelligent automation compilation run catalogue of zynq system, storing FPGA engineering；2) shell script file is run, an engineering is created；3) hardware description file is imported；4) generating device tree directory and config directory；5) fixed placement file is replaced automatically with configuration standard part, configuration file is substituted with file destination；6) according to the automatic modification device tree configuration file of the rule of device tree analytic modification device, syntactic description nonstandard in file destination and characterisitic parameter is retrieved, compared, modified；7) kernel, u-boot, rootfs configuration file compilation process are recorded, compiling log is generated；8) it completes firmware to be packaged, generates compiling file.The present invention by engineering update in the part of fixed modification generate standard component, directly substitute, solve FPGA engineering and frequently replace and cause to operate repeatedly, influence engineering development and manpower loss the problem of.
Description
Technical field
The present invention relates to embedded system platform technical fields, in particular to a kind of intelligent automation based on zynq system
Compilation Method and system.
Background technique
The SOC chip of ARM+FPGA framework is more and more widely used at present.Such as the zynq series of xilinx company,
ARM and FPGA are incorporated into one piece and bring benefit really for hardware design and control.But current software firmware (including
Boot.bin, Image.ub, Top.bit) it is constrained by ARM and FPGA both sides.If a side change function will recompilate and
It generates, is especially embodied in debugging initial stage.Including very widely used today starting Boot (fsbl.elf and u-boot),
Linux kernel and FPGA engineering.We use petalinux tool at present to complete the compiling of zynq system.
Fpga engineering staff provides hardware description file directory content, and a set of compilation tool life is then run on host computer
It enables, including petalinux-create, petalinux-config, petalinux-build, petalinux-
Package, these tool commands are the tool sets provided by xilinx company for zynq series.
Software translating needs the step of completing as follows:
1) a zynq project, engineering name are created in host computer platform using petalinux-create tool
For ptlnx_prj；
2) hardware description file is imported using petalinux-config tool enter interface completion attribute configuration simultaneously；
3) operation petalinux-config tool completes kernel setup, including (drive module selection, file system branch
It holds, network protocol is supported, kernel start-up parameter)；
4) peripheral hardware, delay time are supported in the configuration of operation petalinux-config tool；
5) operation petalinux-config tool configures root file system, supports to include busybox order, library file；
6) generating device tree, kernel setup file, boot configuration file, rootfs configuration file；
7) attribute in each configuration file of manual modification, parameter, description lack of standardization；
8) operation petalinux-build tool completes u-boot, kernel, rootfs compiling；
9) run petalinux-package tool, complete firmware be packaged, ultimately generate compiling file (Boot.bin,
Image.ub,Top.bit)。
The defect of above-mentioned process is: 1) because FPGA engineering is frequently replaced and causes to operate repeatedly, strong influence is whole
The exploitation of a engineering and manpower loss.2) update of engineering cause software modification some be it is fixed, some be variation, become
The part of change needs people that retrieval is gone to go to judge and modify every time.3) compiling takes a long time, and centre, which might have various factors, to cause
Compiling interrupt, need manpower track real time modifying.
Summary of the invention
Technical problems based on background technology, the invention proposes a kind of efficiency that can be improved compiling, reduce people
The intelligent automation Compilation Method and system based on zynq system of work intervention.
In order to achieve the above objectives, a kind of intelligent automation Compilation Method based on zynq system that the present invention refers to, it is special
Different place is that described method includes following steps:
1) under the intelligent automation compilation run catalogue of zynq system, FPGA engineering is stored；
2) operating system Ubuntu opens order line terminal window, runs shell script file, and the shell script is
For intelligent automation compilation tool, a zynq is created in host computer platform using petalinux-create tool
project；
3) hardware description file is imported using petalinux-config tool；
4) generating device tree directory and config directory；
5) fixed placement file is replaced automatically with configuration standard part, kernel kernel setup file, u-boot is configured into text
Part, rootfs configuration file are substituted with file destination；
6) according to the automatic modification device tree configuration file of the rule of device tree analytic modification device, to lack of standardization in file destination
Syntactic description and characterisitic parameter retrieved, compared, modified；
7) petalinux-build tool is run, kernel, u-boot, rootfs compiling is completed, records kernel kernel
Configuration file, u-boot configuration file, rootfs configuration file compilation process generate compiling log；
8) petalinux-package tool is run, firmware is completed and is packaged, generate compiling file.
Preferably, it is replaced automatically in the step 4) and modifies device tree automatically in fixed placement file and the step 5) and match
File is set to realize by way of automatic running shell script.
Preferably, the rule of the device tree analytic modification device includes device tree attribute modification, interrupt number change, local drive
Dynamic device tree addition, invalid attribute are deleted.
Preferably, the step 6) is realized by way of automatic running shell script, if compiling reports an error, shell script
Search error problem, be automatically found the file and modify and rearrange automatically, when the number rearranged of record be three times can be from
It is dynamic to terminate.
Preferably, the configuration standard part includes kernel kernel setup parameter, u-boot configuration parameter and root file system
System configuration parameter.
Preferably, the kernel kernel setup parameter includes that file system supports parameter, driving to support parameter and network
Agreement supports parameter；When the u-boot configuration parameter includes serial ports property parameters, emmc storage load kernel parameter and delay
Between parameter；The root file system configuration parameter includes Support Library and busybox command set.
Preferably, the device tree analytic modification device is special to the previous device tree device-tree for generating project file
Property, debugging performance (debugging) summarizes the logic rules to be formed.
The system that the present invention also proposes a kind of intelligent automation compiling based on zynq system, including hard disk, central processing
Device and it is stored in the computer program that can be run in the memory and on the processor, is characterized in that, the center
The step of processor realizes the above method when being configured as executing the computer program.
The present invention has the advantages that
1) present invention solves FPGA engineering and frequently replaces and cause to operate repeatedly, the exploitation of the entire engineering of strong influence
The problem of with manpower loss.
2) present invention by engineering update in the part of fixed modification generate standard component, direct substitution.
3) present invention is analyzed and summarized including debugging the previous device tree device-tree characteristic for generating project file
Rule afterwards is summarized, and a set of analytic modification device is generated.Nonstandard syntactic description in these file destinations and characteristic are joined
Number carries out automatically retrieval, compares, modification.
4) compiling is time-consuming short, automatic to search error problem when there is compiling interruption, is automatically found associated documents and is repaired
Change, rearrange.
Detailed description of the invention
Fig. 1 is a kind of flow chart of the intelligent automation Compilation Method based on zynq system of the present invention.
Fig. 2 is a kind of structural schematic diagram of the intelligent automation compiling system based on zynq system of the present invention.
Specific embodiment
The present invention is described in further detail with reference to the accompanying drawings and embodiments, but the embodiment should not be construed as pair
Limitation of the invention.
As shown in Figure 1, a kind of intelligent automation Compilation Method based on zynq system proposed by the present invention, with Xlinux
7035 series of zynq includes the following steps: for the automation compiling of FPGA GI151 engineering
1) under the intelligent automation compilation run catalogue of zynq system, FPGA engineering is stored.
2) entrance/template catalogue, operating system Ubuntu open order line terminal window, automatic running shell foot
This document, shell script are intelligent automation compilation tool；Using petalinux-create tool in host computer platform
A zynq project engineering is created, in/template catalogue storage importing FPGA GI151 engineering, creates GI151 catalogue
Engineering catalogue simultaneously deposits in hardware description file top_hw_platform.
3) hardware description file is imported using petalinux-config tool.
4) config directory that subsystems is structure category is generated in purpose project.This catalogue includes needing to change
Modification part (device tree device-tree) and changeless modification part (kernel kernel setup, u-boot configure,
Rootfs configuration), i.e. equipment tree directory device-tree and config directory.
Changeless modification is modified according to product requirement, and a set of configuration standard part is generated.Configuration standard part includes
Kernel kernel setup parameter, u-boot configuration parameter and root file system configuration parameter.Wherein, kernel kernel setup parameter
Support parameter, driving that parameter and network protocol is supported to support parameter including file system；U-boot configuration parameter includes serial ports category
Property parameter, emmc storage load kernel parameter and delay time parameter；Root file system configuration parameter include Support Library and
Busybox command set.Alternative is directly to be substituted with by file destination.
The modification of variation is analyzed and summarized according to the previous device tree device-tree characteristic for generating project file,
Including summarizing to the rule after debugging, a set of analytic modification device is generated.It is not advised using analytic modification device in file destination
The syntactic description of model and characterisitic parameter are retrieved, are compared, are modified.
The rule of resolver includes attribute modification in device tree, interrupts the alternation of signs, local driving equipment tree addition, in vain
Attribute is deleted.Such as:
A) file attribute modification in device tree
Compatible=" micron, n25q128 " be changed to using spiflash chip
Compatible=" winbond, w25q128 "
B) invalid interrupt number change
Interrupts=<0-1 4>；The interrupt number more formulated
Interrupts=<0 10 4>；
5) fixed placement file is replaced automatically with configuration standard part, kernel kernel setup file, u-boot is configured into text
Part, rootfs configuration file are substituted with file destination.
6) according to the automatic modification device tree configuration file of the rule of device tree analytic modification device, to lack of standardization in file destination
Syntactic description and characterisitic parameter retrieved, compared, modified.
7) petalinux-build tool is run, and generates build catalogue in purpose project, completes kernel, u-
Boot, rootfs compiling, record kernel kernel setup file, u-boot configuration file, rootfs configuration file compilation process,
Generate compiling log.
8) as normal in compiled, run petalinux-package tool petalinux-package--force--
boot--fsbl images/linux/zynq_fsbl.elf--fpga
/ top_hw_platform/top.bit--u-boot, and images catalogue is generated in purpose project, it completes solid
Part is packaged, and is generated compiling file (Boot.bin, Image.ub, Top.bit).
If compiling reports an error, shell script can search error problem, such as conventional mesh according to the build.log under this catalogue
Permission is recorded, path is not right, and without definition, syntax error etc., script is automatically found the file and modifies and rearrange automatically variable,
Rearranging number when record is that 3 meetings terminate automatically.Build.log memory error log record, waits and manually checks solution.
The system that the present invention also proposes a kind of intelligent automation compiling based on zynq system, using petalinux 2015
Version, on host software systems install ubuntu 16,8 core cpu of hardware configuration i7, hard drive space 80G, memory 8G and
Various Peripheral Interfaces (display, keyboard, mouse), as shown in Figure 2.The system includes hard disk, central processing unit and is stored in
In the memory and the computer program that can run on the processor, the central processing unit are configured as executing the computer journey
The step of above method is realized when sequence.
Although the preferred embodiment of the present invention is described above in conjunction with attached drawing, the invention is not limited to upper
The specific real mode stated, the above mentioned embodiment is only schematical, is not restrictive, the common skill of this field
Art personnel under the inspiration of the present invention, without breaking away from the scope protected by the purposes and claims of the present invention, can be with
The specific transformation of many forms is made, these all belong to the scope of protection of the present invention interior.
Claims (8)
1. a kind of intelligent automation Compilation Method based on zynq system, it is characterised in that: described method includes following steps:
1) under the intelligent automation compilation run catalogue of zynq system, FPGA engineering is stored；
2) operating system Ubuntu opens order line terminal window, runs shell script file, the shell script is intelligence
Compilation tool can be automated, creates a zynq project work in host computer platform using petalinux-create tool
Journey；
3) hardware description file is imported using petalinux-config tool；
4) generating device tree directory and config directory；
5) fixed placement file is replaced automatically with configuration standard part, by kernel kernel setup file, u-boot configuration file,
Rootfs configuration file is substituted with file destination；
6) according to the automatic modification device tree configuration file of the rule of device tree analytic modification device, to language nonstandard in file destination
Method description and characterisitic parameter are retrieved, are compared, are modified；
7) petalinux-build tool is run, kernel, u-boot, rootfs compiling is completed, records kernel kernel setup
File, u-boot configuration file, rootfs configuration file compilation process generate compiling log；
8) petalinux-package tool is run, firmware is completed and is packaged, generate compiling file.
2. the intelligent automation Compilation Method according to claim 1 based on zynq system, it is characterised in that: the step
4) it is replaced automatically in and modifies device tree configuration file automatically in fixed placement file and the step 5) and pass through automatic running
The mode of shell script is realized.
3. the intelligent automation Compilation Method according to claim 1 based on zynq system, it is characterised in that: the equipment
The rule of tree analytic modification device includes device tree attribute modification, interrupt number change, local driving equipment tree addition, invalid attribute
It deletes.
4. the intelligent automation Compilation Method according to claim 1 based on zynq system, it is characterised in that: the step
6) it is realized by way of automatic running shell script, if compiling reports an error, shell script searches error problem, is automatically found
The file is modified and is rearranged automatically, when the number that record is rearranged is that can terminate automatically three times.
5. the intelligent automation Compilation Method according to claim 1 based on zynq system, it is characterised in that: the configuration
Standard component includes kernel kernel setup parameter, u-boot configuration parameter and root file system configuration parameter.
6. the intelligent automation Compilation Method according to claim 5 based on zynq system, it is characterised in that: described
Kernel kernel setup parameter includes that file system supports parameter, driving that parameter and network protocol is supported to support parameter；The u-
Boot configuration parameter includes serial ports property parameters, emmc storage load kernel parameter and delay time parameter；Described file system
Configuration parameter of uniting includes Support Library and busybox command set.
7. the intelligent automation Compilation Method according to claim 5 based on zynq system, it is characterised in that: the equipment
Tree analytic modification device is the patrolling of being formed of summarizing to the previous device tree device-tree characteristic for generating project file, debugging
Collect rule.
8. it is a kind of based on zynq system intelligent automation compiling system, it is characterised in that: including hard disk, central processing unit with
And it is stored in the computer program that can be run in the memory and on the processor, it is characterised in that: the central processing unit quilt
It is realized when being configured to execute the computer program such as the step of any one of claim 1~7 the method.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811089601.9A CN109343854B (en) | 2018-09-18 | 2018-09-18 | Intelligent automatic compiling method and system based on zynq system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811089601.9A CN109343854B (en) | 2018-09-18 | 2018-09-18 | Intelligent automatic compiling method and system based on zynq system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN109343854A true CN109343854A (en) | 2019-02-15 |
| CN109343854B CN109343854B (en) | 2021-09-03 |
Family
ID=65305539
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201811089601.9A Active CN109343854B (en) | 2018-09-18 | 2018-09-18 | Intelligent automatic compiling method and system based on zynq system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN109343854B (en) |
Cited By (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109918080A (en) * | 2019-02-25 | 2019-06-21 | 深圳市创联时代科技有限公司 | A kind of method of configuration tool chain |
| CN110007910A (en) * | 2019-03-29 | 2019-07-12 | 上海仁童电子科技有限公司 | System development method, system boot method and device |
| CN110825450A (en) * | 2019-09-29 | 2020-02-21 | 五八有限公司 | APP configuration modification method and device, electronic equipment and storage medium |
| CN111209719A (en) * | 2019-12-31 | 2020-05-29 | 西安翔腾微电子科技有限公司 | Method, device, equipment and storage medium for automatically realizing IC design environment |
| CN112241268A (en) * | 2020-09-22 | 2021-01-19 | 合肥寰芯微电子科技有限公司 | Keil engineering compiling method, system and equipment |
| WO2022042252A1 (en) * | 2020-08-29 | 2022-03-03 | 华为技术有限公司 | Driver configuration management method and apparatus, medium, device, and system |
| WO2022052739A1 (en) * | 2020-09-10 | 2022-03-17 | 华为技术有限公司 | Device tree repair method and system, and computer-readable storage medium |
| CN115269057A (en) * | 2022-09-23 | 2022-11-01 | 麒麟软件有限公司 | Method for generating configuration file of isolation system based on equipment tree |
| CN116931954A (en) * | 2023-09-18 | 2023-10-24 | 浙江简捷物联科技有限公司 | Built-in software package compiling construction method, device, equipment and medium |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102622320A (en) * | 2012-02-22 | 2012-08-01 | 中国人民解放军国防科学技术大学 | Interrupt control method for Feiteng server |
| US9652570B1 (en) * | 2015-09-03 | 2017-05-16 | Xilinx, Inc. | Automatic implementation of a customized system-on-chip |
| US9805152B1 (en) * | 2016-02-17 | 2017-10-31 | Xilinx, Inc. | Compilation of system designs |
| CN108021530A (en) * | 2017-12-22 | 2018-05-11 | 北京卫星信息工程研究所 | The in-orbit reconstructing method of general signal processing platform based on SOC |
-
2018
- 2018-09-18 CN CN201811089601.9A patent/CN109343854B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102622320A (en) * | 2012-02-22 | 2012-08-01 | 中国人民解放军国防科学技术大学 | Interrupt control method for Feiteng server |
| US9652570B1 (en) * | 2015-09-03 | 2017-05-16 | Xilinx, Inc. | Automatic implementation of a customized system-on-chip |
| US9805152B1 (en) * | 2016-02-17 | 2017-10-31 | Xilinx, Inc. | Compilation of system designs |
| CN108021530A (en) * | 2017-12-22 | 2018-05-11 | 北京卫星信息工程研究所 | The in-orbit reconstructing method of general signal processing platform based on SOC |
Cited By (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109918080A (en) * | 2019-02-25 | 2019-06-21 | 深圳市创联时代科技有限公司 | A kind of method of configuration tool chain |
| CN110007910A (en) * | 2019-03-29 | 2019-07-12 | 上海仁童电子科技有限公司 | System development method, system boot method and device |
| CN110825450A (en) * | 2019-09-29 | 2020-02-21 | 五八有限公司 | APP configuration modification method and device, electronic equipment and storage medium |
| CN110825450B (en) * | 2019-09-29 | 2023-08-11 | 五八有限公司 | APP configuration modification method and device, electronic equipment and storage medium |
| CN111209719A (en) * | 2019-12-31 | 2020-05-29 | 西安翔腾微电子科技有限公司 | Method, device, equipment and storage medium for automatically realizing IC design environment |
| WO2022042252A1 (en) * | 2020-08-29 | 2022-03-03 | 华为技术有限公司 | Driver configuration management method and apparatus, medium, device, and system |
| WO2022052739A1 (en) * | 2020-09-10 | 2022-03-17 | 华为技术有限公司 | Device tree repair method and system, and computer-readable storage medium |
| CN112241268A (en) * | 2020-09-22 | 2021-01-19 | 合肥寰芯微电子科技有限公司 | Keil engineering compiling method, system and equipment |
| CN115269057A (en) * | 2022-09-23 | 2022-11-01 | 麒麟软件有限公司 | Method for generating configuration file of isolation system based on equipment tree |
| CN115269057B (en) * | 2022-09-23 | 2023-01-20 | 麒麟软件有限公司 | Method for generating configuration file of isolation system based on equipment tree |
| CN116931954A (en) * | 2023-09-18 | 2023-10-24 | 浙江简捷物联科技有限公司 | Built-in software package compiling construction method, device, equipment and medium |
| CN116931954B (en) * | 2023-09-18 | 2023-12-19 | 浙江简捷物联科技有限公司 | Built-in software package compiling construction method, device, equipment and medium |
Also Published As
| Publication number | Publication date |
|---|---|
| CN109343854B (en) | 2021-09-03 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN109343854A (en) | Intelligent automation Compilation Method and system based on zynq system | |
| US11106440B2 (en) | Source code translation | |
| EP3367234B1 (en) | Systems and methods for arbitrary software logic modeling | |
| US8392880B2 (en) | Rapid application development for database-aware applications | |
| CN103092742B (en) | Program log recording optimization method and system | |
| CN110825369A (en) | Method for automatically generating codes based on java language | |
| US8903762B2 (en) | Modeling data exchange in a data flow of an extract, transform, and load (ETL) process | |
| US7689582B2 (en) | Data flow system and method for heterogeneous data integration environments | |
| US11907107B2 (en) | Auto test generator | |
| US7739267B2 (en) | Classification and sequencing of mixed data flows | |
| CN105786998B (en) | Database middleware system and the method for handling data using it | |
| WO2020134633A1 (en) | Development method and device for application program, and integrated development tool | |
| US20040158820A1 (en) | System for generating an application framework and components | |
| CN111125440B (en) | Monad-based persistent layer composite condition query method and storage medium | |
| CN111813814A (en) | Universal model management method and device supporting multiple machine learning frameworks | |
| CN113590094A (en) | One-stop task development, deployment, operation and maintenance platform system, method, device, storage and storage medium based on Flink | |
| CN110851514B (en) | ETL (extract transform load) processing method based on FLINK (Linear rotation injection) | |
| CN115357289A (en) | Register application information generation method and device, electronic equipment and storage medium | |
| CN114356964A (en) | Data blood margin construction method and device, storage medium and electronic equipment | |
| JPH09212353A (en) | Method and device for supporting reused design | |
| CN111694738B (en) | Method for generating SQL test script | |
| US9262374B1 (en) | Model driven command language translator | |
| JPH08147156A (en) | Program transporting system | |
| JPH05189274A (en) | History information management system | |
| CN114546480B (en) | Code automatic integration method, device and readable storage medium |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |