CN109299538B - Detection method and device for layout design - Google Patents
Detection method and device for layout design Download PDFInfo
- Publication number
- CN109299538B CN109299538B CN201811108236.1A CN201811108236A CN109299538B CN 109299538 B CN109299538 B CN 109299538B CN 201811108236 A CN201811108236 A CN 201811108236A CN 109299538 B CN109299538 B CN 109299538B
- Authority
- CN
- China
- Prior art keywords
- layout design
- value
- index value
- target index
- index
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000013461 design Methods 0.000 title claims abstract description 171
- 238000001514 detection method Methods 0.000 title claims abstract description 60
- 238000000034 method Methods 0.000 claims description 32
- 230000006872 improvement Effects 0.000 claims description 23
- 238000012545 processing Methods 0.000 description 8
- 238000007689 inspection Methods 0.000 description 7
- 230000002159 abnormal effect Effects 0.000 description 5
- 230000008569 process Effects 0.000 description 4
- 230000008878 coupling Effects 0.000 description 3
- 238000010168 coupling process Methods 0.000 description 3
- 238000005859 coupling reaction Methods 0.000 description 3
- 238000013507 mapping Methods 0.000 description 3
- 230000005540 biological transmission Effects 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 2
- 238000004891 communication Methods 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 241000282312 Proteles Species 0.000 description 1
- 230000005856 abnormality Effects 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000002500 effect on skin Effects 0.000 description 1
- 230000014509 gene expression Effects 0.000 description 1
- 238000010606 normalization Methods 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 230000001960 triggered effect Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/39—Circuit design at the physical level
- G06F30/398—Design verification or optimisation, e.g. using design rule check [DRC], layout versus schematics [LVS] or finite element methods [FEM]
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Evolutionary Computation (AREA)
- Geometry (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- User Interface Of Digital Computer (AREA)
Abstract
The application discloses a detection method of a layout design, which comprises the steps of reading a layout design document corresponding to the layout design to be detected, obtaining an element object in the layout design document, then determining an index value corresponding to a target index item of the element object, and matching the index value with a reference value of the target index item in a layout design specification, so as to realize automatic detection of the layout design, and when the reference value is not matched with the index value, generating and displaying a detection result according to the element object, the target index item, the index value, the reference value and the like, so that a user can be prompted to improve the detection result. The detection mode that this application embodiment provided need not to rely on the tester to check one by one, has avoided artificial careless omission, has higher efficiency and degree of accuracy to detection cost has been reduced. The application also discloses a detection device for the layout design.
Description
Technical Field
The present disclosure relates to the field of inspection, and in particular, to a method and an apparatus for inspecting a layout design.
Background
With the development of information technology, human requirements for electronic devices are higher and higher, which are expressed by larger storage capacity, higher data read/write speed, and smaller volume, so that components such as Printed Circuit Boards (PCBs) constituting the electronic devices are gradually developed toward high-density layout, and it is expected that more complex layout can be completed in the existing space.
With the increasing speed of high-speed signals, the integrity of the reference plane and the safety distance of the high-speed signals in the same plane become more and more important, and therefore, the integrity of the reference plane, the safety distance of the high-speed signals in the same plane and other indexes in the layout design of the PCB need to be detected.
At present, after the layout design of the PCB is completed, a tester mainly performs manual inspection on the layout design according to design specifications and the like, so as to improve the layout design according to inspection results, thereby obtaining the layout design meeting the design specifications. However, this manual inspection method mainly depends on the experience of the tester, is prone to carelessness, and has high labor cost.
Disclosure of Invention
In view of this, the present application provides a method for detecting a layout design, which can obtain a component object in a layout design document, and match an index value of a target index item with a reference value in a layout design specification, thereby implementing automatic detection of the layout design, improving detection efficiency and accuracy, and reducing detection cost. Correspondingly, the application also provides a detection device for the layout design.
A first aspect of the present application provides a method for inspecting a layout design, the method comprising:
reading a layout design document corresponding to a layout design to be detected;
acquiring a component object in the layout design document, and determining an index value corresponding to a target index item of the component object;
matching the index value with a reference value of the target index item in a layout design specification, and if the index value is not matched with the reference value, generating a detection result according to the element object, the target index item, the index value and the reference value;
and displaying the detection result.
Optionally, the element object includes a high-speed signal line, and the target index item includes integrity of a reference plane of the high-speed signal line and/or a safety distance of the high-speed signal line in the same plane.
Optionally, the determining an index value corresponding to the target index item of the element object includes:
and acquiring the attribute value of the element object, and determining the index value corresponding to the target index item according to the attribute value.
Optionally, the method further includes:
if the index value does not match the reference value, determining the density of the adjacent area of the element object;
determining an improvement scheme for the element object according to the density;
and displaying the improvement scheme.
Optionally, the layout design to be detected includes a completed layout design.
Optionally, the layout design to be detected includes a layout design still in a design state;
the method further comprises:
if the index value is not matched with the reference value, generating prompt information, wherein the prompt information is used for prompting a user that the index value corresponding to the target index item of the element object is not matched with the reference value;
and displaying the prompt information.
Optionally, the layout design document is an brd format document edited by a printed wiring board design and routing tool.
Optionally, if the layout document is not an brd format document;
the method further comprises:
converting the layout design document into the brd format document.
Optionally, the target index item includes an index item determined according to an actual demand of the user.
A second aspect of the present application provides an apparatus for inspecting a layout design, the apparatus comprising:
the reading unit is used for reading the layout design document corresponding to the layout design to be detected;
a determining unit, configured to acquire a component object in the layout design document, and determine an index value corresponding to a target index item of the component object;
a generating unit, configured to match the index value with a reference value of the target index item in a layout design specification, and if the index value does not match the reference value, generate a detection result according to the component object, the target index item, the index value, and the reference value;
and the display unit is used for displaying the detection result.
Optionally, the element object includes a high-speed signal line, and the target index item includes integrity of a reference plane of the high-speed signal line and/or a safety distance of the high-speed signal line in the same plane.
Optionally, the determining unit is specifically configured to:
and acquiring the attribute value of the element object, and determining the index value corresponding to the target index item according to the attribute value.
Optionally, the determining unit is further configured to:
if the index value does not match the reference value, determining the density of the adjacent area of the element object;
determining an improvement scheme for the element object according to the density;
the display unit is further configured to:
and displaying the improvement scheme.
Optionally, the layout design to be detected includes a completed layout design.
Optionally, the layout design to be detected includes a layout design still in a design state;
the generating unit is further configured to:
if the index value is not matched with the reference value, generating prompt information, wherein the prompt information is used for prompting a user that the index value corresponding to the target index item of the element object is not matched with the reference value;
the display unit is further configured to:
and displaying the prompt information.
Optionally, the layout design document is an brd format document edited by a printed wiring board design and routing tool.
Optionally, the apparatus further includes a conversion unit, specifically configured to:
if the layout design document is not an brd format document, converting the layout design document into the brd format document.
Optionally, the target index item includes an index item determined according to an actual demand of the user.
According to the technical scheme, the embodiment of the application has the following advantages:
the embodiment of the application provides a detection method of a layout design, which comprises the steps of reading a layout design document corresponding to the layout design to be detected, obtaining a component object in the layout design document, then determining an index value corresponding to a target index item of the component object, and matching the index value with a reference value of the target index item in a layout design specification, so as to realize automatic detection of the layout design, and when the reference value is not matched with the index value, generating and displaying a detection result according to the component object, the target index item, the index value, the reference value and the like, so that a user can be prompted to improve the detection result. The detection mode that this application embodiment provided need not to rely on the tester to check one by one, has avoided artificial careless omission, has higher efficiency and degree of accuracy to detection cost has been reduced.
Drawings
In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings used in the description of the embodiments or the prior art will be briefly described below, it is obvious that the drawings in the following description are only embodiments of the present invention, and for those skilled in the art, other drawings can be obtained according to the provided drawings without creative efforts.
FIG. 1 is a flow chart of a method for inspecting a layout design according to an embodiment of the present application;
FIG. 2 is a schematic structural diagram of an inspection apparatus for layout design according to an embodiment of the present application.
Detailed Description
In order to make the technical solutions of the present application better understood, the technical solutions in the embodiments of the present application will be clearly and completely described below with reference to the drawings in the embodiments of the present application, and it is obvious that the described embodiments are only a part of the embodiments of the present application, and not all of the embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present application.
The terms "first," "second," "third," "fourth," and the like in the description and in the claims of the present application and in the drawings described above, if any, are used for distinguishing between similar elements and not necessarily for describing a particular sequential or chronological order. It is to be understood that the data so used is interchangeable under appropriate circumstances such that the embodiments of the application described herein are, for example, capable of operation in sequences other than those illustrated or otherwise described herein. Furthermore, the terms "comprises," "comprising," and "having," and any variations thereof, are intended to cover a non-exclusive inclusion, such that a process, method, system, article, or apparatus that comprises a list of steps or elements is not necessarily limited to those steps or elements expressly listed, but may include other steps or elements not expressly listed or inherent to such process, method, article, or apparatus.
The application provides a detection method of a layout design, aiming at the technical problems of low accuracy, low efficiency and high cost caused by manual inspection of the layout design by a tester according to design specifications and the like in the prior art. The method comprises the steps of reading a layout design document corresponding to a to-be-detected layout design, obtaining an element object in the layout design document, then determining an index value corresponding to a target index item of the element object, and matching the index value with a reference value of the target index item in a layout design specification, so that automatic detection of the layout design is realized, and when the reference value is not matched with the index value, generating and displaying a detection result according to the element object, the target index item, the index value, the reference value and the like, so that a user can be prompted to improve the detection result. The detection mode that this application embodiment provided need not to rely on the tester to check one by one, has avoided artificial careless omission, has higher efficiency and degree of accuracy to detection cost has been reduced.
It will be appreciated that the layout design detection method provided herein may be applied to a data processing apparatus. Specifically, the detection method of the layout design provided by the application is stored in the data processing device in the form of an application program, and the data processing device realizes the automatic detection of the layout design by executing the application program. The application program may be a stand-alone application program, or may be a functional module or a plug-in integrated with other application programs.
As an example of the present application, the application may be a functional module integrated on a printed wiring board design and routing tool such as Allegro. In some possible implementations, when the user performs the layout design task through the Allegro, the Allegro may call the function module to detect whether the layout design meets the layout design specification in real time. In other possible implementations, after the user completes the layout design through the Allegro, the Allegro may call the function module to check the layout design.
It should also be noted that the data processing device may be any processing device capable of recognizing layout design documents. The data processing device may be a terminal device including, but not limited to, a desktop, a laptop, or a smartphone, etc. The data processing device may be a server, which may be an independent server or a cluster formed by a plurality of servers. In order to facilitate understanding of the technical solution of the present application, the following description will use a terminal device as an example to describe the detection method of the layout design of the present application.
Referring to FIG. 1, a flow chart of a method for inspecting a layout design is shown, the method comprising:
s101: and reading the layout design document corresponding to the layout design to be detected.
The layout to be detected is a layout whose normalization needs to be checked. The layout to be inspected may be a completed layout or a layout still in the designed state. In the specific implementation, the layout design and the check aiming at the layout design can be carried out simultaneously, namely, the layout design is used as the layout design to be detected when the layout design task is executed, so that whether the layout design meets the layout design specification or not is checked in real time. Of course, after the layout design is completed, the completed layout design may be used as the layout design to be detected, and whether the layout design meets the layout design specification or not may be detected.
The layout design document is a document edited by a printed wiring board design and wiring tool, and the document may specifically be an brd format document. In specific implementation, a user can perform layout design through an advanced PCB design and routing tool Allegro and edit the layout design to obtain an brd format document. In some possible implementations, the layout design document may be a document in other formats, such as asc format document generated by a design and layout tool such as PADS and protel, max format document or min format document generated by a design and layout tool such as ORCAD, so that the terminal device may convert the layout design document into the brd format document if the layout design document is not an brd format document.
During specific implementation, the terminal device may actively read the layout design document corresponding to the layout design to be detected, and may also read the layout design document corresponding to the layout design to be detected in response to a detection request for the layout design to be detected, which is triggered by a user.
S102: acquiring the component object in the layout design document, and determining the index value corresponding to the target index item of the component object.
The component object refers to a component and a connection line which form a printed circuit board, wherein the component may include a power supply, a capacitor, a resistor, or the like, and the transmission line may be a signal line, a parasitic line, or the like, wherein the signal line may specifically be a high-speed signal line, such as a Serial Attached small computer system interface (SAS) signal line or a Serial Advanced Technology Attachment (SATA) signal line.
In some possible implementations, the element object includes a high-speed signal line, and the target index item includes integrity of a reference plane of the high-speed signal line and/or a safety distance of the high-speed signal line in the same plane. In a printed wiring board, a transmission line includes two elemental signal paths on which signals are transmitted in the form of an electromagnetic wave and a reference path that carries a signal current and a reference path that carries a return current. The plane formed by the reference path is the reference plane. For the PCB, the more complete the reference plane is, the crosstalk between PCB traces can be reduced, and the electromagnetic interference can be reduced. For high speed signals, the return current always flows against the signal trace below due to the skin effect. When a trench is present in the reference plane, the return current bypasses the trench, and the bypassed return current increases the inductance of the whole loop, which increases the rise time of the circuit and aggravates crosstalk between lines, and also increases the quality factor Q of the circuit, so that resonance may occur. Based on this, the terminal device can acquire the high-speed signal line, then determine the reference plane of the high-speed signal line, and further determine the integrity of the reference plane of the high-speed signal line. For the high-speed signal line, it is generally necessary to detect a safe distance between the high-speed signal lines to avoid electromagnetic interference between the high-speed signal lines.
Specifically, after acquiring the component object in the layout design document, the terminal device may acquire an attribute value of the component object, where the attribute value is capable of characterizing the object from different dimensions. Taking the element object as the high-speed signal line as an example, the attribute value of the high-speed signal line may include a line width, a line length, a line pitch, a line position, and the like, where the line position may be represented by coordinates or the like. After determining the attribute value of the element object, the terminal device may determine the index value corresponding to the target index item through the attribute value.
The target index item refers to an index item which needs to be detected. The layout design specification is provided with a plurality of index items, and when the layout design specification is specifically implemented, the index items can be selected from the index items provided by the layout design specification to be used as target index items. In some possible implementations, the target index item may be an index item determined according to an actual demand of the user. For example, the actual requirement of the user is to use the integrity and the safety distance of the reference plane as key detection items, and the target index item may include two index items, that is, the integrity and the safety distance of the reference plane, and of course, according to different requirements of the user, in other possible implementation manners of the embodiment of the present application, the target index item may further include other index items, for example, a line width and the like.
S103: and matching the index value with a reference value of the target index item in the layout design specification, and if the index value is not matched with the reference value, generating a detection result according to the element object, the target index item, the index value and the reference value.
It will be appreciated that the layout design specification defines a generic requirement of the layout design, which requirement is specifically presented in terms of the indicator and a reference value corresponding to the indicator, wherein the reference value may be a specific numerical value, or a range of numerical values, such as a numerical interval, etc. Based on this, the terminal device matches the index value with the reference value of the target index item in the layout design specification, when the reference value is a specific value, if the index value is not equal to the reference value, the index value is not matched with the reference value, the reference value is a value range, and if the index value does not fall into the corresponding value range, the index value is not matched with the reference value.
Wherein, if the index value does not match the reference value, it indicates that there is an abnormality in the target index item for the component object, i.e. there is an error in the layout design. Based on this, when the index value does not match the reference value, the terminal device may generate a detection result according to the component object, the target index item, the index value, and the reference value, wherein the detection result is used to prompt a user that the component object has an error in the layout design.
Further, to facilitate modification of the layout design, the terminal device may also provide a corresponding improvement scheme for the user to modify with reference to. Specifically, if the index value does not match the reference value, the terminal device may determine the degree of density of the vicinity of the component object, and determine an improvement scheme for the component object according to the degree of density.
The adjacent region may be a circular region with a preset size as a radius and the element object as a center point, or a rectangular region with a preset size as a side length and the element object as a center point. The degree of density of the neighboring region may be characterized by the number of element objects per unit area or the like, or may also be characterized by the distance between the element objects or the like.
In specific implementation, the terminal device may collect historical experience data, so as to establish a mapping relationship between the element object, the target index item, and the improvement scheme, where the mapping relationship represents that when the target index item of the element object is abnormal, improvement can be performed by the improvement scheme. In this way, when a certain target index item of a certain element object is abnormal, a corresponding improvement scheme can be determined based on the mapping relationship among the element object, the target index item and the improvement scheme.
In some cases, the improvement scheme determined by the terminal device may be plural. When the index value does not match the reference value, the terminal device may further determine the degree of density of the vicinity of the component object, thereby determining an improvement space of the component object, based on which the terminal may determine an improvement scheme having feasibility on the improvement space from among a plurality of improvement schemes.
S104: and displaying the detection result.
Specifically, the terminal device may display the detection result, so that the user can know information about which component objects in the layout design are abnormal, which index items of the component objects are abnormal, and what index items are abnormal, and modify and perfect the layout design according to the information.
Further, when the terminal device determines an improvement scheme for the component object, the improvement scheme may be displayed so that the user modifies the layout design to conform to the layout design specification with reference to the improvement scheme.
It should be noted that, when the detection result and/or the layout design specification are displayed, the detection result and/or the layout design specification may be directly displayed on the layout design page or displayed in a pop-up window.
As can be seen from the above, the present application provides a method for detecting a layout design, which includes reading a layout design document corresponding to a to-be-detected layout design, obtaining a component object in the layout design document, then determining an index value corresponding to a target index item of the component object, and matching the index value with a reference value of the target index item in a layout design specification, so as to implement automatic detection of the layout design, and when the reference value is not matched with the index value, generating and displaying a detection result according to the component object, the target index item, the index value, the reference value, and the like, so as to prompt a user to improve the detection result. The detection mode that this application embodiment provided need not to rely on the tester to check one by one, has avoided artificial careless omission, has higher efficiency and degree of accuracy to detection cost has been reduced.
Based on the detection method of the layout design provided by the embodiment of the application, the embodiment of the application also provides a detection device of the layout design.
Referring to fig. 2, a schematic structural diagram of a layout design inspection apparatus is shown, which includes:
a reading unit 210, configured to read a layout design document corresponding to a layout design to be detected;
a determining unit 220, configured to obtain a component object in the layout design document, and determine an index value corresponding to a target index item of the component object;
a generating unit 230, configured to match the index value with a reference value of the target index item in a layout design specification, and if the index value does not match the reference value, generate a detection result according to the component object, the target index item, the index value, and the reference value;
and a display unit 240 for displaying the detection result.
Optionally, the element object includes a high-speed signal line, and the target index item includes integrity of a reference plane of the high-speed signal line and/or a safety distance of the high-speed signal line in the same plane.
Optionally, the determining unit 220 is specifically configured to:
and acquiring the attribute value of the element object, and determining the index value corresponding to the target index item according to the attribute value.
Optionally, the determining unit 220 is further configured to:
if the index value does not match the reference value, determining the density of the adjacent area of the element object;
determining an improvement scheme for the element object according to the density;
the display unit 240 is further configured to:
and displaying the improvement scheme.
Optionally, the layout design to be detected includes a completed layout design.
Optionally, the layout design to be detected includes a layout design still in a design state;
the generating unit 230 is further configured to:
if the index value is not matched with the reference value, generating prompt information, wherein the prompt information is used for prompting a user that the index value corresponding to the target index item of the element object is not matched with the reference value;
the display unit 240 is further configured to:
and displaying the prompt information.
Optionally, the layout design document is an brd format document edited by a printed wiring board design and routing tool.
Optionally, the apparatus further includes a conversion unit, specifically configured to:
if the layout design document is not an brd format document, converting the layout design document into the brd format document.
Optionally, the target index item includes an index item determined according to an actual demand of the user.
As can be seen from the above, the present application provides a device for detecting a layout design, which obtains a component object in a layout design document by reading the layout design document corresponding to the layout design to be detected, then determines an index value corresponding to a target index item of the component object, and matches the index value with a reference value of the target index item in a layout design specification, so as to implement automatic detection of the layout design, and when the reference value is not matched with the index value, a detection result is generated and displayed according to the component object, the target index item, the index value, the reference value, and the like, so as to prompt a user to improve the layout design accordingly. The detection device provided by the embodiment of the application does not need to rely on the detection of testers one by one, avoids artificial careless omission, has higher efficiency and accuracy, and reduces the detection cost.
It is clear to those skilled in the art that, for convenience and brevity of description, the specific working processes of the above-described systems, apparatuses and units may refer to the corresponding processes in the foregoing method embodiments, and are not described herein again.
In the several embodiments provided in the present application, it should be understood that the disclosed system, apparatus and method may be implemented in other manners. For example, the above-described apparatus embodiments are merely illustrative, and for example, the division of the units is only one logical division, and other divisions may be realized in practice, for example, a plurality of units or components may be combined or integrated into another system, or some features may be omitted, or not executed. In addition, the shown or discussed mutual coupling or direct coupling or communication connection may be an indirect coupling or communication connection through some interfaces, devices or units, and may be in an electrical, mechanical or other form.
The units described as separate parts may or may not be physically separate, and parts displayed as units may or may not be physical units, may be located in one place, or may be distributed on a plurality of network units. Some or all of the units can be selected according to actual needs to achieve the purpose of the solution of the embodiment.
In addition, functional units in the embodiments of the present application may be integrated into one processing unit, or each unit may exist alone physically, or two or more units are integrated into one unit. The integrated unit can be realized in a form of hardware, and can also be realized in a form of a software functional unit.
The integrated unit, if implemented in the form of a software functional unit and sold or used as a stand-alone product, may be stored in a computer readable storage medium. Based on such understanding, the technical solution of the present application may be substantially implemented or contributed to by the prior art, or all or part of the technical solution may be embodied in a software product, which is stored in a storage medium and includes instructions for causing a computer device (which may be a personal computer, a server, or a network device) to execute all or part of the steps of the method according to the embodiments of the present application. And the aforementioned storage medium includes: a U disk, a removable hard disk, a Read-Only Memory (ROM), a Random Access Memory (RAM), a magnetic disk or an optical disk, and other various media capable of storing program codes.
It should be understood that in the present application, "at least one" means one or more, "a plurality" means two or more. "and/or" for describing an association relationship of associated objects, indicating that there may be three relationships, e.g., "a and/or B" may indicate: only A, only B and both A and B are present, wherein A and B may be singular or plural. The character "/" generally indicates that the former and latter associated objects are in an "or" relationship. "at least one of the following" or similar expressions refer to any combination of these items, including any combination of single item(s) or plural items. For example, at least one (one) of a, b, or c, may represent: a, b, c, "a and b", "a and c", "b and c", or "a and b and c", wherein a, b, c may be single or plural.
The above embodiments are only used for illustrating the technical solutions of the present application, and not for limiting the same; although the present application has been described in detail with reference to the foregoing embodiments, it should be understood by those of ordinary skill in the art that: the technical solutions described in the foregoing embodiments may still be modified, or some technical features may be equivalently replaced; and such modifications or substitutions do not depart from the spirit and scope of the corresponding technical solutions in the embodiments of the present application.
Claims (8)
1. A method for inspecting a layout design, the method comprising:
reading a layout design document corresponding to a layout design to be detected;
acquiring a component object in the layout design document, and determining an index value corresponding to a target index item of the component object;
matching the index value with a reference value of the target index item in a layout design specification, and if the index value is not matched with the reference value, generating a detection result according to the element object, the target index item, the index value and the reference value;
displaying the detection result;
the element object comprises a high-speed signal line, and the target index item comprises the integrity of a reference plane of the high-speed signal line and/or the safety distance of the high-speed signal line on the same plane;
the determining of the index value corresponding to the target index item of the element object comprises:
and acquiring the attribute value of the element object, and determining the index value corresponding to the target index item according to the attribute value.
2. The method of claim 1, further comprising:
if the index value does not match the reference value, determining the density of the adjacent area of the element object;
determining an improvement scheme for the element object according to the density;
and displaying the improvement scheme.
3. Method according to claim 1 or 2, characterized in that the layout to be detected comprises a finished layout.
4. The method according to claim 1 or 2, wherein the layout design to be detected comprises a layout design still in a design state;
the method further comprises:
if the index value is not matched with the reference value, generating prompt information, wherein the prompt information is used for prompting a user that the index value corresponding to the target index item of the element object is not matched with the reference value;
and displaying the prompt information.
5. The method according to claim 1 or 2, wherein said layout design document is an brd-formatted document edited by a printed wiring board design and layout tool.
6. A method according to claim 1 or 2, characterized in that if said layout design document is not an brd format document;
the method further comprises:
converting the layout design document into the brd format document.
7. The method according to claim 1 or 2, wherein the target index items comprise index items determined according to actual needs of users.
8. An apparatus for inspecting a layout design, the apparatus comprising:
the reading unit is used for reading the layout design document corresponding to the layout design to be detected;
a determining unit, configured to acquire a component object in the layout design document, and determine an index value corresponding to a target index item of the component object;
a generating unit, configured to match the index value with a reference value of the target index item in a layout design specification, and if the index value does not match the reference value, generate a detection result according to the component object, the target index item, the index value, and the reference value;
the display unit is used for displaying the detection result;
the element object comprises a high-speed signal line, and the target index item comprises the integrity of a reference plane of the high-speed signal line and/or the safety distance of the high-speed signal line on the same plane;
the determining unit is specifically configured to:
and acquiring the attribute value of the element object, and determining the index value corresponding to the target index item according to the attribute value.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811108236.1A CN109299538B (en) | 2018-09-21 | 2018-09-21 | Detection method and device for layout design |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811108236.1A CN109299538B (en) | 2018-09-21 | 2018-09-21 | Detection method and device for layout design |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN109299538A CN109299538A (en) | 2019-02-01 |
| CN109299538B true CN109299538B (en) | 2022-02-18 |
Family
ID=65163747
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201811108236.1A Active CN109299538B (en) | 2018-09-21 | 2018-09-21 | Detection method and device for layout design |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN109299538B (en) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111583841A (en) | 2020-04-27 | 2020-08-25 | 深圳市华星光电半导体显示技术有限公司 | Display panel inspection method and device and electronic equipment |
| CN112949249B (en) * | 2021-02-20 | 2023-06-02 | 山东英信计算机技术有限公司 | Method, system and device for determining element placement position |
| WO2023185883A1 (en) * | 2022-03-31 | 2023-10-05 | 本源科仪(成都)科技有限公司 | Layout construction method and system for resonant cavity graph, storage medium and electronic device |
Family Cites Families (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1227590C (en) * | 2002-08-26 | 2005-11-16 | 英业达股份有限公司 | Real time error detecting requlation system of layout design and its method |
| US7755445B2 (en) * | 2004-08-03 | 2010-07-13 | Banpil Photonics, Inc. | Multi-layered high-speed printed circuit boards comprised of stacked dielectric systems |
| CN101131708A (en) * | 2006-08-25 | 2008-02-27 | 鸿富锦精密工业（深圳）有限公司 | Signal wire reference plane checking system and method thereof |
| US20080155490A1 (en) * | 2006-12-22 | 2008-06-26 | Tianwen Tang | Method for Reducing Coupling Noise, Reducing Signal Skew, and Saving Layout Area for an Integrated Circuit |
| CN100541502C (en) * | 2007-12-13 | 2009-09-16 | 来新泉 | A kind of PCB analogue system and its implementation with error detection function |
| CN102339333B (en) * | 2010-07-19 | 2013-04-10 | 鸿富锦精密工业（深圳）有限公司 | System and method for checking distances from signal wires to isolated holes |
| CN103136382A (en) * | 2011-11-22 | 2013-06-05 | 英业达科技有限公司 | Wire layout design method for circuit board |
| CN103577615A (en) * | 2012-07-18 | 2014-02-12 | 鸿富锦精密工业（深圳）有限公司 | Automatic checking system and method for high-speed differential signal line via holes |
| CN107908873B (en) * | 2017-11-15 | 2021-06-15 | 郑州云海信息技术有限公司 | Method and device for checking high-speed line across reference planes |
-
2018
- 2018-09-21 CN CN201811108236.1A patent/CN109299538B/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| CN109299538A (en) | 2019-02-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN109299538B (en) | Detection method and device for layout design | |
| US8793631B2 (en) | Computing device and method for automatically checking wiring information | |
| CN112800506B (en) | Substation safety clear distance verification method and device, equipment and storage medium | |
| CN109492310B (en) | Line inspection method and inspection device | |
| US8413097B2 (en) | Computing device and method for checking design of printed circuit board layout file | |
| CN108846176B (en) | Printed circuit board wiring inspection method and device and electronic equipment | |
| TW201301072A (en) | System and method for checking layout of printed circuit board | |
| US8547819B2 (en) | Computing device and crosstalk information detection method | |
| TW201324218A (en) | Signal line check system and method thereof | |
| US20120331434A1 (en) | Computing device and method for checking signal transmission lines | |
| US20140310674A1 (en) | System and method for checking signal transmission line | |
| US20150347668A1 (en) | Information processing apparatus, method, and storage medium | |
| US8839182B2 (en) | System and method for checking signal transmission line | |
| US20100269080A1 (en) | Computer-aided design system and method for simulating pcb specifications | |
| CN107656187B (en) | Differential line test information determining method and device | |
| CN115081389B (en) | Printed circuit board wiring inspection method, device, equipment and storage medium | |
| TW201346607A (en) | Electromagnetic compatibility testing method and apparatus | |
| US8255866B2 (en) | Computing device and method for checking distances between transmission lines and anti-pads arranged on printed circuit board | |
| US9395808B2 (en) | Identification system, physical apparatus, identification apparatus, and identification method of physical apparatus | |
| CN110398681B (en) | Double-strip-line inspection method and related device | |
| US8510705B2 (en) | Computing device and method for checking via stub | |
| CN112946365B (en) | Method for automatically manufacturing impedance test file, electronic equipment and storage medium | |
| CN109740272B (en) | PCB (printed circuit board) inductivity compensation checking method and related device | |
| US8255864B2 (en) | Computing device and method for checking signal transmission lines | |
| CN103116662A (en) | Wiring automatic check system and method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |