CN109274631B - Data symbol synchronization method based on all-pass fractional delay filter - Google Patents
Data symbol synchronization method based on all-pass fractional delay filter Download PDFInfo
- Publication number
- CN109274631B CN109274631B CN201811511060.4A CN201811511060A CN109274631B CN 109274631 B CN109274631 B CN 109274631B CN 201811511060 A CN201811511060 A CN 201811511060A CN 109274631 B CN109274631 B CN 109274631B
- Authority
- CN
- China
- Prior art keywords
- data symbol
- sampling
- estimation result
- sampling points
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/26—Systems using multi-frequency codes
- H04L27/2601—Multicarrier modulation systems
- H04L27/2647—Arrangements specific to the receiver only
- H04L27/2655—Synchronisation arrangements
- H04L27/2662—Symbol synchronisation
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
Abstract
The invention discloses a data symbol synchronization method based on an all-pass fractional delay filter, and relates to the field of communication. The method comprises the following steps: preprocessing a digital intermediate frequency signal received by a receiver to obtain a plurality of sampling points of a data symbol; estimating the phase difference between the peak point of the data symbol and all sampling points to obtain an estimation result; calculating the coefficient of the all-pass fractional delay filter according to the estimation result; filtering all sampling points of the data symbols according to the coefficients, and taking sampling values at peak sampling points of the data symbols as synchronous symbol values; and completing the synchronization of the data symbols according to the synchronization symbol values. The data symbol synchronization method provided by the invention obviously reduces the system complexity, improves the performance, does not need to improve the hardware of the existing signal receiving equipment, and has strong practicability.
Description
Technical Field
The invention relates to the field of communication, in particular to a data symbol synchronization method based on an all-pass fractional delay filter.
Background
In the field of digital communication, a continuous phase modulation signal receiving system needs to accurately determine the starting and stopping time of each data symbol, namely, the accurate bit synchronization of the data symbols is completed, so that the accurate extraction and recovery of transmission data can be completed, and the signal demodulation performance is ensured.
At present, data symbol synchronization is mainly performed through a Gardner bit synchronization technology, and the principle is that a closed-loop feedback algorithm based on a phase-locked loop technology is adopted to realize high-performance bit synchronization under low complexity. However, the conventional Gardner algorithm mostly adopts a cubic lagrange polynomial interpolation filter based on a Farrow structure to realize phase adjustment, and has the disadvantages of complex filter structure, large calculation amount, small spectrum coverage range and difficulty in realizing symbol accurate bit synchronization under high complexity.
Disclosure of Invention
The technical problem to be solved by the present invention is to provide a data symbol synchronization method based on an all-pass fractional delay filter and a storage medium, aiming at the defects of the prior art.
The technical scheme for solving the technical problems is as follows:
a data symbol synchronization method based on an all-pass fractional delay filter comprises the following steps:
preprocessing a digital intermediate frequency signal received by a receiver to obtain a plurality of sampling points of a data symbol;
estimating the phase difference between the peak point of the data symbol and all the sampling points to obtain an estimation result;
calculating the coefficient of the all-pass fractional delay filter according to the estimation result;
filtering all sampling points of the data symbols according to the coefficients, and taking sampling values at peak sampling points of the data symbols as synchronous symbol values;
and completing the synchronization of the data symbols according to the synchronization symbol value.
The invention has the beneficial effects that: the data symbol synchronization method provided by the invention calculates the coefficient of the all-pass fractional delay filter by estimating the phase difference between sampling points, designs the all-pass fractional delay filter which has the advantages of low order, simple structure, large frequency spectrum coverage range and directly and quickly calculated coefficient, and filters by the filter, thereby obviously reducing the complexity of the system, improving the performance, not needing to improve the hardware of the existing signal receiving equipment and having strong practicability.
Another technical solution of the present invention for solving the above technical problems is as follows:
a storage medium, wherein instructions are stored, and when the instructions are read by a computer, the instructions cause the computer to execute the data symbol synchronization method according to the above technical solution.
Advantages of additional aspects of the invention will be set forth in part in the description which follows, and in part will be obvious from the description, or may be learned by practice of the invention.
Drawings
Fig. 1 is a schematic flow chart of a data symbol synchronization method according to an embodiment of the present invention.
Detailed Description
The principles and features of this invention are described below in conjunction with the following drawings, which are set forth to illustrate, but are not to be construed to limit the scope of the invention.
As shown in fig. 1, a schematic flow chart provided for an embodiment of a data symbol synchronization method of the present invention includes:
and S1, preprocessing the digital intermediate frequency signal received by the receiver to obtain a plurality of sampling points of the data symbol.
It should be noted that the preprocessing of the digital intermediate frequency signal includes basic processing procedures such as digital down-conversion processing, low-pass filtering processing, and down-sampling processing, and the digital intermediate frequency signal can be converted into a digital baseband signal through the digital down-conversion processing and the low-pass filtering processing, and a series of sampling points of a data symbol can be obtained through the down-sampling processing.
And S2, estimating the phase difference between the peak point of the data symbol and all the sampling points to obtain an estimation result.
For example, a Gardner timing error detector can be used to estimate the phase difference between the peak point and all sample points of a data symbol.
And S3, calculating the coefficient of the all-pass fractional delay filter according to the estimation result.
And S4, filtering all sampling points of the data symbols according to the coefficients, and taking the sampling value at the peak sampling point of the data symbols as a synchronous symbol value.
And S5, completing the synchronization of the data symbol according to the synchronization symbol value.
The data symbol synchronization method provided by this embodiment calculates the coefficient of the all-pass fractional delay filter by estimating the phase difference between sampling points, and designs an all-pass fractional delay filter which has a low order, a simple structure, a large frequency spectrum coverage range, and a coefficient that can be directly and quickly calculated.
The data symbol sampling rate required by the data symbol synchronization method based on the all-pass fractional delay filter is only twice of the data symbol rate, the order of the all-pass filter is only 5 orders, the coefficient is directly calculated by an analytical expression, the bandwidth coverage range reaches 0.8 of the normalized frequency, the system complexity is obviously reduced compared with the traditional symbol synchronization method which requires 4 times of sampling rate and a Farrow structure filter, and the performance is improved.
Optionally, in some embodiments, the preprocessing is performed on the digital intermediate frequency signal received by the receiver to obtain a plurality of sampling points of the data symbol, and the preprocessing specifically includes:
sequentially carrying out digital down-conversion processing and low-pass filtering processing on the digital intermediate-frequency signals received by the receiver to obtain digital baseband signals;
carrying out down-sampling processing on the digital baseband signals;
and demodulating the digital baseband signal after the down-sampling processing to obtain a plurality of sampling points of the data symbol.
Optionally, in some embodiments, the digital baseband signal is calculated according to the following formula:
sB(nTs)＝LPF{s(nTs)·exp(-j2πfIFnTs)}
wherein LPF { · } represents low pass filtering, typically implemented with FIR filters, and the relevant parameters include: the ripple wave of the pass band is jittered by 0.5dB, the attenuation of the stop band is attenuated by 60dB, and the cut-off frequency is the bandwidth of the main lobe of the signal, TsFor the digital signal sampling period, n is time, n is 0, 1, 2 …, sB(. cndot.) denotes a digital baseband signal, s (. cndot.) denotes a digital intermediate frequency signal, fIFIs the signal intermediate frequency.
Optionally, in some embodiments, the downsampling the digital baseband signal specifically includes:
extracting a signal value of the digital baseband signal according to a preset sampling interval to form a low sampling rate signal, wherein the calculation formula of the preset sampling interval is as follows:
TsD＝1/2fb
wherein D is a preset sampling interval, TsIs a digital signal sampling period, fbFor data symbol rate。
Optionally, in some embodiments, the demodulating the digital baseband signal after the down-sampling processing specifically includes:
acquiring a signal modulation mode of a digital baseband signal;
and selecting a corresponding demodulation method according to the signal modulation mode of the digital baseband signal, and demodulating the digital baseband signal after the down-sampling processing.
For example, the CFSK modulation signal obtains data symbol sampling points by performing cross product frequency discrimination:
f(n)＝Re[sB(n-1)]×Im[sB(n)]-Re[sB(n)]×Im[sB(n-1)]
wherein Re is the real part of the data, and Im is the imaginary part of the data.
The DQPSK signal adopts a differential demodulation method to obtain data symbol sampling points:
fX(n)＝Re[sB(n)]×Re[sB(n-K)]+Im[sB(n)]×Im[sB(n-K)]
fY(n)＝Im[sB(n)]×Re[sB(n-K)]-Re[sB(n)]×Im[sB(n-K)]
wherein, K is the number of sampling points in the single symbol period, and K is 2.
The result of the QPSK signal after completing the carrier demodulation is the data symbol sampling point, fX(n) and fYAnd (n) represents an in-phase and quadrature branch.
Optionally, in some embodiments, estimating a phase difference between a peak point of a data symbol and all sampling points to obtain an estimation result, specifically including:
estimating and processing the phase difference between the peak point and all the sampling points of the data symbols according to a Gardner timing error detector to obtain an estimation result, wherein the representation of the Gardner timing error detector is as follows:
for four quadrant modulation (simultaneous I/Q branches for processing):
u(n)＝fX(n-K/2)·(fX(n)-fX(n-K))+fY(n-K/2)·(fY(n)-fY(n-K))
for two-quadrant modulation (only single branch processed):
u(n)＝f(n-K/2)·(f(n)-f(n-K))
wherein u (n) is the estimation result of the Gardner timing error, the symbol of u (n) represents the adjustment direction, the magnitude of u (n) represents the phase shift amount and the magnitude of the adjustment amount corresponding to the phase shift amount, fX(. and f)YAnd (·) represents an in-phase and quadrature branch, K is the number of sampling points in a single symbol period, n is time, and n is 0, 1, 2 ….
Optionally, in some embodiments, after performing estimation processing on the phase difference between the peak point of the data symbol and all the sampling points to obtain an estimation result, the method further includes:
and carrying out low-pass filtering processing on the estimation result according to a preset low-pass filter, wherein the recursion equation of the low-pass filter is as follows:
y(n)＝y(n-1)+Ki[x(n)-x(n-1)]+Kpx(n)
where n is time, n is 0, 1, 2 …, KiAnd KpFor the filter coefficients, they are calculated according to the following formula:
wherein, KdFor phase discrimination gain, i.e. error detection sensitivity, K0In order to gain in the frequency-sensitive quantities,
is a loop damping coefficient, RsIs the symbol rate, ωnThe characteristic frequency of the low-pass filter.
Optionally, in some embodiments, calculating the coefficient of the all-pass fractional delay filter according to the estimation result specifically includes:
dividing the estimation result into an integer part and a decimal part;
and calculating the coefficient of the all-pass fractional delay filter according to the decimal part of the estimation result.
For example, the dividing method may be:
wherein d isIFor error estimation, i.e. integer part of the phase adjustment, dFIs the fractional part of the error adjustment.
Optionally, in some embodiments, the coefficients of the all-pass fractional delay filter are calculated according to the following formula:
wherein, anIs the coefficient of an all-pass fractional delay filter, d is the fractional part of the estimation result, N is the filter order, (x)n＝x×(x+1)×…×(x+n-1)，(x)0＝1。
It should be noted that, a plurality of sampling points obtained by demodulating the digital baseband signal after the down-sampling process are first delayed by an integer dISample point shifting is performed and then the coefficient a of the all-pass fractional delay filter is passednAnd filtering, and extracting the peak point of the filtered data as a synchronous output symbol value.
Wherein, the filter ground push expression may be:
it is understood that some or all of the steps described in the embodiments above may be included in some embodiments.
In other embodiments of the present invention, there is also provided a storage medium having stored therein instructions, which when read by a computer, cause the computer to execute the data symbol synchronization method according to any one of the above embodiments.
The reader should understand that in the description of this specification, reference to the description of the terms "one embodiment," "some embodiments," "an example," "a specific example," or "some examples," etc., means that a particular feature, structure, material, or characteristic described in connection with the embodiment or example is included in at least one embodiment or example of the invention. In this specification, the schematic representations of the terms used above are not necessarily intended to refer to the same embodiment or example. Furthermore, the particular features, structures, materials, or characteristics described may be combined in any suitable manner in any one or more embodiments or examples. Furthermore, various embodiments or examples and features of different embodiments or examples described in this specification can be combined and combined by one skilled in the art without contradiction.
It is clear to those skilled in the art that, for convenience and brevity of description, the specific working processes of the above-described apparatuses and units may refer to the corresponding processes in the foregoing method embodiments, and are not described herein again.
In the several embodiments provided in the present application, it should be understood that the disclosed apparatus and method may be implemented in other ways. For example, the above-described apparatus embodiments are merely illustrative, and for example, a division of a unit is merely a logical division, and an actual implementation may have another division, for example, a plurality of units or components may be combined or integrated into another system, or some features may be omitted, or not executed.
Units described as separate parts may or may not be physically separate, and parts displayed as units may or may not be physical units, may be located in one place, or may be distributed on a plurality of network units. Some or all of the units can be selected according to actual needs to achieve the purpose of the solution of the embodiment of the present invention.
In addition, functional units in the embodiments of the present invention may be integrated into one processing unit, or each unit may exist alone physically, or two or more units are integrated into one unit. The integrated unit can be realized in a form of hardware, and can also be realized in a form of a software functional unit.
The integrated unit, if implemented in the form of a software functional unit and sold or used as a stand-alone product, may be stored in a computer readable storage medium. Based on such understanding, the technical solution of the present invention essentially or partially contributes to the prior art, or all or part of the technical solution can be embodied in the form of a software product stored in a storage medium and including instructions for causing a computer device (which may be a personal computer, a server, or a network device) to execute all or part of the steps of the method according to the embodiments of the present invention. And the aforementioned storage medium includes: various media capable of storing program codes, such as a usb disk, a removable hard disk, a Read-only memory (ROM), a Random Access Memory (RAM), a magnetic disk, or an optical disk.
While the invention has been described with reference to specific embodiments, it will be understood by those skilled in the art that various changes in form and details may be made therein without departing from the spirit and scope of the invention as defined by the appended claims. Therefore, the protection scope of the present invention shall be subject to the protection scope of the claims.
Claims (10)
1. A data symbol synchronization method based on an all-pass fractional delay filter is characterized by comprising the following steps:
preprocessing a digital intermediate frequency signal received by a receiver to obtain a plurality of sampling points of a data symbol;
estimating the phase difference between the peak point of the data symbol and all the sampling points to obtain an estimation result;
calculating the coefficient of the all-pass fractional delay filter according to the estimation result;
filtering all sampling points of the data symbols according to the coefficients, and taking sampling values at peak sampling points of the data symbols as synchronous symbol values;
and completing the synchronization of the data symbols according to the synchronization symbol value.
2. The method according to claim 1, wherein the preprocessing is performed on the digital intermediate frequency signal received by the receiver to obtain a plurality of sampling points of the data symbol, and specifically comprises:
sequentially carrying out digital down-conversion processing and low-pass filtering processing on the digital intermediate-frequency signals received by the receiver to obtain digital baseband signals;
performing down-sampling processing on the digital baseband signal;
and demodulating the digital baseband signal after the down-sampling processing to obtain a plurality of sampling points of the data symbol.
3. The data symbol synchronization method of claim 2, wherein the digital baseband signal is calculated according to the following formula:
sB(nTs)＝LPF{s(nTs)·exp(-j2πfIFnTs)}
wherein LPF {. cndot.) represents low pass filtering, TsFor the digital signal sampling period, n is time, n is 0, 1, 2 …, sB(. cndot.) denotes a digital baseband signal, s (. cndot.) denotes a digital intermediate frequency signal, fIFIs the signal intermediate frequency.
4. The method according to claim 2, wherein the down-sampling the digital baseband signal comprises:
extracting a signal value of the digital baseband signal according to a preset sampling interval to form a low sampling rate signal, wherein a calculation formula of the preset sampling interval is as follows:
TsD＝1/2fb
wherein D is a preset sampling interval, TsIs a digital signal sampling period, fbIs the data symbol rate.
5. The method according to claim 2, wherein demodulating the digital baseband signal after the down-sampling process includes:
acquiring a signal modulation mode of the digital baseband signal;
and selecting a corresponding demodulation method according to the signal modulation mode of the digital baseband signal, and demodulating the digital baseband signal after the down-sampling processing.
6. The method according to claim 2, wherein the estimating a phase difference between the peak point of the data symbol and all the sampling points to obtain an estimation result comprises:
estimating the phase difference between the peak point of the data symbol and all the sampling points according to a Gardner timing error detector to obtain an estimation result, wherein the Gardner timing error detector is expressed as:
for four quadrant modulation:
u(n)＝fX(n-K/2)·(fX(n)-fX(n-K))
+fY(n-K/2)·(fY(n)-fY(n-K))
for two-quadrant modulation:
u(n)＝f(n-K/2)·(f(n)-f(n-K))
wherein u (n) is the estimation result, the symbol of u (n) represents the adjustment direction, the magnitude of u (n) represents the phase shift amount and the magnitude of the adjustment amount corresponding to the phase shift amount, and fX(. and f)YAnd (·) represents an in-phase and quadrature branch, K is the number of sampling points in a single symbol period, n is time, and n is 0, 1, 2 ….
7. The data symbol synchronization method according to claim 1, wherein after the estimating the phase difference between the peak point of the data symbol and all the sampling points to obtain the estimation result, the method further comprises:
and carrying out low-pass filtering processing on the estimation result according to a preset low-pass filter, wherein the recursion equation of the low-pass filter is as follows:
y(n)＝y(n-1)+Ki[x(n)-x(n-1)]+Kpx(n)
where n is time, n is 0, 1, 2 …, KiAnd KpFor the filter coefficients, they are calculated according to the following formula:
wherein, KdFor phase discrimination gain, K0In order to gain in the frequency-sensitive quantities,
is a loop damping coefficient, RsIs the symbol rate, ωnThe characteristic frequency of the low-pass filter.
8. The data symbol synchronization method according to any one of claims 1 to 7, wherein calculating coefficients of an all-pass fractional delay filter according to the estimation result specifically comprises:
dividing the estimation result into an integer part and a fractional part;
and calculating the coefficient of the all-pass fractional delay filter according to the decimal part of the estimation result.
9. The data symbol synchronization method of claim 8, wherein the coefficients of the all-pass fractional delay filter are calculated according to the following formula:
wherein, anThe coefficient of the all-pass fractional delay filter, d the fractional part of the estimation result, and N the filter order.
10. A storage medium having stored therein instructions which, when read by a computer, cause the computer to carry out a data symbol synchronization method according to any one of claims 1 to 9.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811511060.4A CN109274631B (en) | 2018-12-11 | 2018-12-11 | Data symbol synchronization method based on all-pass fractional delay filter |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811511060.4A CN109274631B (en) | 2018-12-11 | 2018-12-11 | Data symbol synchronization method based on all-pass fractional delay filter |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN109274631A CN109274631A (en) | 2019-01-25 |
| CN109274631B true CN109274631B (en) | 2021-04-23 |
Family
ID=65187563
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201811511060.4A Active CN109274631B (en) | 2018-12-11 | 2018-12-11 | Data symbol synchronization method based on all-pass fractional delay filter |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN109274631B (en) |
Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101645861A (en) * | 2008-08-06 | 2010-02-10 | 高拓讯达（北京）科技有限公司 | Method and system for synchronously tracking received signal |
| CN101895699A (en) * | 2010-06-30 | 2010-11-24 | 天津市德力电子仪器有限公司 | Ground digital television signal demodulating, decoding and analyzing method for quasi-real-time signal analyzer |
| CN102130883A (en) * | 2011-04-15 | 2011-07-20 | 重庆邮电大学 | Time frequency synchronization method for time division long-term evolution (TD-LTE) system |
| CN102291154A (en) * | 2011-09-23 | 2011-12-21 | 电子科技大学 | Polar coordinate transmitter |
| CN102316061A (en) * | 2010-07-07 | 2012-01-11 | 中国科学院微电子研究所 | Time synchronization method and device for frequency hopping orthogonal frequency division multiplexing system |
| CN105119702A (en) * | 2015-09-11 | 2015-12-02 | 北京华清瑞达科技有限公司 | Timing synchronization method and device for signal processing |
| WO2016161213A1 (en) * | 2015-03-31 | 2016-10-06 | Texas Instruments Incorporated | Fractional delay adjustment in a field-oriented control architecture |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7319492B2 (en) * | 2003-03-05 | 2008-01-15 | Broadcom Corporation | Open loop subcarrier synchronization system |
| JP5540733B2 (en) * | 2010-01-29 | 2014-07-02 | 富士通セミコンダクター株式会社 | Signal processing apparatus, signal processing method, and receiving apparatus having the same |
-
2018
- 2018-12-11 CN CN201811511060.4A patent/CN109274631B/en active Active
Patent Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101645861A (en) * | 2008-08-06 | 2010-02-10 | 高拓讯达（北京）科技有限公司 | Method and system for synchronously tracking received signal |
| CN101895699A (en) * | 2010-06-30 | 2010-11-24 | 天津市德力电子仪器有限公司 | Ground digital television signal demodulating, decoding and analyzing method for quasi-real-time signal analyzer |
| CN102316061A (en) * | 2010-07-07 | 2012-01-11 | 中国科学院微电子研究所 | Time synchronization method and device for frequency hopping orthogonal frequency division multiplexing system |
| CN102130883A (en) * | 2011-04-15 | 2011-07-20 | 重庆邮电大学 | Time frequency synchronization method for time division long-term evolution (TD-LTE) system |
| CN102291154A (en) * | 2011-09-23 | 2011-12-21 | 电子科技大学 | Polar coordinate transmitter |
| WO2016161213A1 (en) * | 2015-03-31 | 2016-10-06 | Texas Instruments Incorporated | Fractional delay adjustment in a field-oriented control architecture |
| CN105119702A (en) * | 2015-09-11 | 2015-12-02 | 北京华清瑞达科技有限公司 | Timing synchronization method and device for signal processing |
Also Published As
| Publication number | Publication date |
|---|---|
| CN109274631A (en) | 2019-01-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN109274623B (en) | Implementation method for correcting carrier frequency offset based on large-point FFT (fast Fourier transform) | |
| CN107786479A (en) | A kind of big frequency deviation compensation system of QPSK carrier auxiliaries and method | |
| CN106453188B (en) | A kind of quick precise frequency synchronous method suitable for MPSK demodulation | |
| CN111030959A (en) | NBIOT frequency domain time frequency synchronization method | |
| US11894966B2 (en) | Method and apparatus for estimating frequency offset, electronic device and computer-readable medium | |
| US7433415B2 (en) | System and method for transmission and reception of QAM signals at low signal to noise ratio | |
| CN109274631B (en) | Data symbol synchronization method based on all-pass fractional delay filter | |
| Hamamoto | Differential detection with IIR filter for improving DPSK detection performance | |
| CN115632923A (en) | OQPSK (offset quadrature phase shift keying) -based unmanned aerial vehicle and satellite ultra-wideband communication method and related equipment | |
| CN104199063A (en) | Blind frequency detector processing method based on cross product algorithm | |
| CN115118564A (en) | Carrier frequency deviation estimation method and device | |
| CN114172771B (en) | Method and system for fast frequency offset estimation and compensation based on burst communication | |
| US7529314B2 (en) | Carrier phase detector | |
| CN111064687B (en) | Frequency and phase compensation method and device | |
| SE536593C2 (en) | An apparatus and method for recovery of carrier signals | |
| DE112011105861T5 (en) | Interference rejection between carriers for receivers in orthogonal frequency division multiplex | |
| CN102307164A (en) | Digital frequency estimation method and system | |
| JP5261787B2 (en) | Receiving apparatus and receiving method | |
| US20180091352A1 (en) | Symbol synchronization method and apparatus | |
| CN111212006A (en) | Signal demodulation system and demodulation method | |
| JP4335125B2 (en) | Timing synchronization circuit | |
| CN116505978B (en) | Bluetooth signal processing method and device, electronic equipment and storage medium | |
| CN114785475B (en) | Enhancement method for Gardner timing error detection | |
| Wymeersch et al. | BER performance of software radio multirate receivers with nonsynchronized IF-sampling and digital timing correction | |
| JP3643109B2 (en) | Data receiving device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |