CN1091552A - Form the method for semiconductor device contact plug - Google Patents
Form the method for semiconductor device contact plug Download PDFInfo
- Publication number
- CN1091552A CN1091552A CN93119872A CN93119872A CN1091552A CN 1091552 A CN1091552 A CN 1091552A CN 93119872 A CN93119872 A CN 93119872A CN 93119872 A CN93119872 A CN 93119872A CN 1091552 A CN1091552 A CN 1091552A
- Authority
- CN
- China
- Prior art keywords
- tungsten
- contact plug
- semiconductor device
- contact hole
- sih
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
- H01L21/76879—Filling of holes, grooves or trenches, e.g. vias, with conductive material by selective deposition of conductive material in the vias, e.g. selective C.V.D. on semiconductor material, plating
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Chemical Vapour Deposition (AREA)
Abstract
Adopt selectivity CVD tungsten to form in the method for path contact plug,, carry out H by at high temperature
2Reducing process, ground floor tungsten in the deposit of the bottom of via contact hole; Subsequently, more at low temperatures, carry out SiH
4Reducing process, second layer tungsten in deposit on the ground floor tungsten comes the filling vias contact hole through first and second layers of tungsten, so formed contact plug.Therefore, prevent the selective attenuation of tungsten, thereby realized reliable semiconductor device.
Description
The present invention relates to make the method for semiconductor device, more particularly, relate to selectivity tungsten and fill the method that the contact path forms contact plug, formed contact plug is used for being provided with the multilayer interconnection line of semiconductor device.
Increase with the semiconductor device integrated level, need in the very big contact hole of depth-width ratio, be formed with the method that good step covers plug.In the conventional method, adopt the method for spattering aluminium to come filling contact hole,, produced such as the such defective in cavity owing to increased the depth-width ratio of contact hole, and step coverage condition variation.Its result causes interconnection short-circuit between conductors or causes hillock, thereby the reliability of semiconductor device is worsened.Therefore, the whole bag of tricks of using chemical vapor deposition (CVD) method to form contact plug recently all makes progress.Wherein, a kind of method that the selectivity CVD tungsten of good step covering can be provided has appearred.
Fig. 1 is an explanation selectivity CVD method deposition tungsten, form the curve chart of the conventional method of semiconductor device contact plug, and Fig. 2 expresses the photo that said method forms the viewed in plan ESEM (SEM) of contact plug.
On lower conductiving layer, form a dielectric film.For instance, earlier on Semiconductor substrate, form aluminium lamination, then,, thereby form the via contact hole that lower conductiving layer and subsequent technique last conductive layer to be formed is connected by photoetching process local etching dielectric film.Then, adopt CVD method selectivity tungsten filling vias contact hole and form contact plug.
Generally, the deposit of selectivity tungsten is achieved in that (1) deposit cover material on aluminium lamination, after Tiw, deposition tungsten again, or (2) by carrying out to removing the pretreating process of the native oxide that forms on the aluminium lamination, that is, dry clean is handled, as high-temperature heat treatment method or plasma processing method, or wet clean processes, after hydrofluoric acid (HF) processing (see figure 1), again at tungsten hexafluoride (WF
6) flow is 40sccm, SiH
4Flow is 10sccm, hydrogen (H
2) flow is that 1000sccm and temperature are higher than under 400 ℃ the condition, carries out silane (SiH
4) reducing process and deposition tungsten.Here, at high-temperature deposition tungsten, because of having reduced aluminium and WF when beginning deposition tungsten
6Reaction produces aluminum trifluoride (AF
3) quantity, so reduced contact resistance.
Certainly, the key issue that adopts selectivity CVD tungsten to form plug in via contact hole also is to keep the selectivity of tungsten deposit.
In other words, the surface that tungsten must can only be deposited on metal level is aluminium lamination for example, and can not be deposited on the dielectric film.Yet selectivity is subjected to deposition temperature, the insulating material that is adopted, and degree is stain in the metal surface, and the influence of flow rate of reactive gas is very big, and therefore, in the selectivity CVD tungsten method, it is indispensable keeping selectivity.
In the conventional method,, generally use plasma to strengthen SiH as the dielectric film of via contact hole
4(PE-SiH
4) oxide-film.Yet, among the various insulating material, PE-SiH
4Oxide is extremely low to the selectivity of deposition tungsten.So, if carry out the plasma preliminary treatment or at high temperature pass through SiH
4The reducing process deposition tungsten, so, tungsten must be deposited on the PE-SiH oxide-film, thereby causes the short circuit (see figure 2) between lower conductiving layer and the subsequent technique last conductive layer to be formed.
So, the object of the present invention is to provide a kind of method that technology that selectivity simplifies again forms the contact plug with stable contact performance that strengthens.
For reaching this purpose, the invention provides a kind of method of selecting CVD tungsten to form the path contact plug that adopts, this method comprises following each step: carry out high temperature H
2Reducing process at via contact hole bottom deposit ground floor tungsten, then, carries out low temperature SiH
4Reducing process is second layer tungsten in deposit on the ground floor tungsten, thereby filled via contact hole by first and second layer tungsten.
Adopt the CVD method, at WF
6Flow is 5-10sccm, H
2Flow is 500-1000sccm, and temperature is under 350-400 ℃ the condition, through 30-120 second, at the bottom of via contact hole deposition thickness less than 1000
Ground floor tungsten at high temperature carry out H
2The technology of reduction is a kind of process that reduces contact resistance.
Adopt the CVD method, at WF
6Flow is 20-40sccm, SiH
4Flow is 10-20sccm, H
2Flow is 500-1000sccm, and temperature is under the 250-300 ℃ of condition, through the SiH that carries out at low temperatures of the 60-300 second of deposit second layer tungsten on ground floor tungsten
4Reducing process is a kind of optionally process that increases tungsten.
The present invention takes two step sedimentations to form contact plug, is the selectivity decay that produces for the absorption point of containing the generation of oxide-film surface by deposit selectivity tungsten.In other words, by high temperature (being higher than 350 ℃) H
2Reduction process at the bottom of via contact hole deposit ground floor tungsten, and need not to remove formed native oxide on the conductive layer.(be lower than 300 ℃) subsequently, at low temperatures and pass through SiH
4Reducing process, the second layer tungsten of deposit desired thickness on ground floor tungsten, thereby, filled via contact hole with first and second layers of tungsten.
According to method of the present invention, because the tungsten of institute's deposit is to be buried on the oxide-film that has wherein formed via contact hole, so, can prevent the short circuit between the metal interconnecting wires, therefore, strengthened the reliability of the semiconductor device of making.
In conjunction with the accompanying drawings, from following detailed description of the present invention, these and other purposes of the present invention, feature, characteristic and advantage will be more readily apparent from, wherein:
Fig. 1 is the curve chart that explanation forms the conventional method of semiconductor device contact plug;
Fig. 2 shows the viewed in plan SEM photo that forms contact plug with conventional method;
Fig. 3 and Fig. 4 are the cutaway view of explanation according to formation semiconductor device contact plug method of the present invention;
Fig. 5 is the process conditions curve diagram that shows according to formation semiconductor device contact plug of the present invention.
Fig. 6 forms the bar chart that concerns between contact resistance that path contacts and the size according to conventional method and the present invention respectively; And
Fig. 7 and Fig. 8 show respectively according to the present invention to form the plane of contact plug and section SEM according to resembling.
With reference to the accompanying drawings, the present invention will be described in more detail.
Fig. 3 and 4 is explanation cutaway views according to formation semiconductor device contact plug method of the present invention, and Fig. 5 shows the curve diagram that forms the contact plug process conditions.
Fig. 3 demonstrates the step that forms via contact hole (h).At lower conductiving layer 10, for example, on formed aluminium lamination on the Semiconductor substrate (not shown), form oxide-film 12 as interlayer dielectric.Subsequently, with photoetching process local etching oxide-film 12, thereby form the via contact hole (h) that connects lower conductiving layer 10 and subsequent technique last conductive layer to be formed.
Fig. 4 shows the step with first and second layers of tungsten 14 and 16 filling vias contact holes (h).As shown in Figure 5, for reaching in via contact hole (h) purpose that forms contact plug, by at WF
6Flow is 5sccm, H
2Carry out H under the condition of flow 1000sccm and high temperature (being higher than 350 ℃)
260 seconds of reducing process, in the bottom of contact hole, ground floor tungsten 14 in the deposit thinly.Then, by at WF
6Flow is 20sccm, SiH
4Flow 10sccm, H
2Flow 1000sccm, and under the condition of 270 ℃ of temperature, carry out SiH
4Reducing process is to 270 seconds, the second layer tungsten 16 of deposit desired thickness on ground floor tungsten 14.The result is to have filled via contact hole (h) with first and second layers of tungsten 14 and 16, and prevented the selective attenuation phenomenon.
Here, indication selective attenuation phenomenon is a kind of oxide-film surface that is present in, and can absorb SiH
4And WF
6The absorption point of reacting gas, thus the phenomenon of tungsten point on oxide-film, produced by absorption point.Usually, with the rising of deposition temperature, see the selective attenuation phenomenon easily.Wherein, SiF
4, SiF
2And AlF
3Or the like all be well-known above-mentioned absorption point, and SiF
4With SiF
2Or SiH
4Product in the reduction process.
According to the present invention, produce above-mentioned absorption point in order to contain, so will under short time high temperature (being higher than 350 ℃), carry out reacting gas and not contain SiH
4H
2Reducing process is at the first deposit ground floor tungsten thinly in the bottom of via contact hole, as first step.Then, as second step, wherein supply with the SiH of high rate deposition tungsten at low temperature (below 300 ℃)
4Reducing process, the second layer tungsten of formation desired thickness on ground floor tungsten.So, filled via contact hole through two step deposit selectivity tungsten, and formed contact plug.
In other words, in the low temperature process of second step,, promoted the selectivity of tungsten, thereby prevented the short circuit between lower conductiving layer and subsequent technique last conductive layer to be formed by increasing deposition speed.
Fig. 6 shows respectively, according to a conventional method and the present invention form the bar chart that concerns between the contact resistance of path contact and the size.
As shown in Figure 6,, compare, have lower contact resistance with conventional method by the contact plug that the present invention forms.
Fig. 7 and 8 shows plane and the cross sectional photograph that forms contact plug by the present invention respectively.
Shown in Fig. 7 and 8, fill by via contact hole of the present invention with weakening optionally selectivity CVD tungsten not.
As mentioned above, according to the present invention, prevented that deposit selectivity tungsten is to form the selective attenuation phenomenon that the path contact plug is taken place.Therefore, compare, can obtain low contact resistance, high selectivity with conventional method, and stable contact plug, thereby it is reliable to reach semiconductor device.
Though, at length show and described the present invention with reference to specific embodiment.Those skilled in the art should be clear, can make many in form and the change on the details, and the spirit of the present invention and the scope of claims qualification under can not leaving.
Claims (3)
1, a kind of with selectivity CVD tungsten filling vias contact hole, form the method for semiconductor device contact plug, described method comprises following each step:
At high temperature carry out H
2The reducing process process is at the bottom of via contact hole deposit ground floor tungsten; And
Carry out SiH at low temperatures
4The reducing process process, deposit second layer tungsten on described ground floor tungsten, thus fill described via contact hole with described first and second layers of tungsten.
2, according to the method for the formation semiconductor device contact plug of claim 1, described H
2The reducing process process is at WF
6Flow is 5-10sccm, H
2Flow is that 500-1000sccm and temperature are to carry out 30-120 second under 350-400 ℃ the condition.
3, according to the method for the formation semiconductor device contact plug of claim 1, described SiH
4The reducing process process is at WF
6Flow is 20-40sccm, SiH
4Flow is 10-20sccm, H
2Flow is that 500-1000sccm and temperature are under 250-300 ℃ the condition, to carry out 60-300 second.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019920024628A KR960006436B1 (en) | 1992-12-17 | 1992-12-17 | Manufacturing method of contact plug of semiconductor device |
KR92-24628 | 1992-12-17 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1091552A true CN1091552A (en) | 1994-08-31 |
CN1042473C CN1042473C (en) | 1999-03-10 |
Family
ID=19345895
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN93119872A Expired - Fee Related CN1042473C (en) | 1992-12-17 | 1993-12-17 | Method for forming a contact plug of a semiconduct or device |
Country Status (5)
Country | Link |
---|---|
JP (1) | JPH06224195A (en) |
KR (1) | KR960006436B1 (en) |
CN (1) | CN1042473C (en) |
DE (1) | DE4342702A1 (en) |
GB (1) | GB2273816B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN105839069A (en) * | 2015-01-14 | 2016-08-10 | 中芯国际集成电路制造(上海)有限公司 | Cleaning process for chemical vapor deposition |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6218298B1 (en) * | 1999-05-19 | 2001-04-17 | Infineon Technologies North America Corp. | Tungsten-filled deep trenches |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3008223A1 (en) * | 1980-03-04 | 1981-09-10 | Vereinigte Glaswerke Gmbh, 5100 Aachen | HINGED FITTING FOR ALL-GLASS DOORS |
US4902645A (en) * | 1987-08-24 | 1990-02-20 | Fujitsu Limited | Method of selectively forming a silicon-containing metal layer |
KR930000309B1 (en) * | 1989-11-22 | 1993-01-15 | 삼성전자 주식회사 | Manufacturing method of semiconductor device |
-
1992
- 1992-12-17 KR KR1019920024628A patent/KR960006436B1/en not_active IP Right Cessation
-
1993
- 1993-12-15 DE DE4342702A patent/DE4342702A1/en not_active Withdrawn
- 1993-12-16 GB GB9325796A patent/GB2273816B/en not_active Expired - Lifetime
- 1993-12-17 CN CN93119872A patent/CN1042473C/en not_active Expired - Fee Related
- 1993-12-17 JP JP5344335A patent/JPH06224195A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN105839069A (en) * | 2015-01-14 | 2016-08-10 | 中芯国际集成电路制造(上海)有限公司 | Cleaning process for chemical vapor deposition |
CN105839069B (en) * | 2015-01-14 | 2019-03-01 | 中芯国际集成电路制造(上海)有限公司 | A kind of cleaning process for chemical vapor deposition |
Also Published As
Publication number | Publication date |
---|---|
KR960006436B1 (en) | 1996-05-15 |
CN1042473C (en) | 1999-03-10 |
JPH06224195A (en) | 1994-08-12 |
GB2273816A (en) | 1994-06-29 |
GB2273816B (en) | 1996-10-23 |
KR940016690A (en) | 1994-07-23 |
DE4342702A1 (en) | 1994-06-23 |
GB9325796D0 (en) | 1994-02-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100262917B1 (en) | Multilevel interconnection in a semiconductor device and method for forming the same | |
US6448656B1 (en) | System including a memory device having a semiconductor connection with a top surface having an enlarged recess | |
US5858869A (en) | Method for fabricating intermetal dielectric insulation using anisotropic plasma oxides and low dielectric constant polymers | |
US6455419B1 (en) | System and method of forming a tungsten plug | |
US5312773A (en) | Method of forming multilayer interconnection structure | |
EP0596364A2 (en) | Method of producing semiconductor device having buried contact structure | |
US6004876A (en) | Low resistance interconnect for a semiconductor device and method of fabricating the same | |
CN1184335A (en) | Semiconductor device and method for forming metal interconnection in semiconductor device | |
US5281850A (en) | Semiconductor device multilayer metal layer structure including conductive migration resistant layers | |
US6759324B1 (en) | Method of forming a low resistance contact to underlying aluminum interconnect by depositing titanium in a via opening and reacting the titanium with the aluminum | |
JP2003273212A (en) | Laminate structure and its manufacturing method | |
US5587339A (en) | Method of forming contacts in vias formed over interconnect layers | |
KR100338941B1 (en) | Contact forming method for semiconductor device | |
CN1042473C (en) | Method for forming a contact plug of a semiconduct or device | |
CN1149654C (en) | Method and structure for contact to copper metallization in insulating via on semiconductor | |
US6228757B1 (en) | Process for forming metal interconnects with reduced or eliminated metal recess in vias | |
US5837608A (en) | Method of filling a contact hole in a semiconductor device using vertical growth of metal | |
US5930670A (en) | Method of forming a tungsten plug of a semiconductor device | |
KR100546204B1 (en) | Method of forming interlayer insulating film of semiconductor device | |
KR0149468B1 (en) | A method for forming a semiconductor device | |
KR100602079B1 (en) | A method for forming a plug of a semiconductor device | |
KR100414745B1 (en) | Method for forming metal interconnection of semiconductor device | |
KR100571404B1 (en) | Method for manufacturing metal plug of semiconductor device | |
CN1146070A (en) | Method for fabricating semiconductor device having fine contact holes | |
KR100424835B1 (en) | Semiconductor structure without barrier and method of forming intermetallic connection in such structure |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
C19 | Lapse of patent right due to non-payment of the annual fee | ||
CF01 | Termination of patent right due to non-payment of annual fee |